2019
DOI: 10.1007/s10836-019-05812-0
|View full text |Cite
|
Sign up to set email alerts
|

Repeated Testing Applications for Improving the IC Test Quality to Achieve Zero Defect Product Requirements

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
13
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
6
1

Relationship

2
5

Authors

Journals

citations
Cited by 14 publications
(13 citation statements)
references
References 4 publications
0
13
0
Order By: Relevance
“…Manta et al studied the statistical quality control method for the validation of the immunochromatographic rapid detection kit based on gold nanoparticles [4]. Yeh and Chen improved the test quality of integrated circuits to achieve the repeated test application of zero defect product requirements [5]. Te research of quality testing mostly focuses on the methods and strategies of quality control, and there is little research on noncontact instruments.…”
Section: Introductionmentioning
confidence: 99%
“…Manta et al studied the statistical quality control method for the validation of the immunochromatographic rapid detection kit based on gold nanoparticles [4]. Yeh and Chen improved the test quality of integrated circuits to achieve the repeated test application of zero defect product requirements [5]. Te research of quality testing mostly focuses on the methods and strategies of quality control, and there is little research on noncontact instruments.…”
Section: Introductionmentioning
confidence: 99%
“…Due to uncertainty factors in the manufacturing environment (mask error, etching and chemical concentration errors) after manufacturing, we assume the chip delay time of a device under test (DUT) is normal. Therefore, chip(x) = N(x; µ M , σ M ) with mean µ M and standard deviation σ M [2][3][4]:…”
Section: Calculating Manufacturing Yield (Y M ) and Predicting Manufacturing Progress Variationmentioning
confidence: 99%
“…From this third test, only the FPP parts (those previously failed chips that passed the second and third rounds) are reserved. We call this method "unbalance testing," a triple-test (M 3+ Un ) scheme [1][2][3][4], and the (M 3+ Un ) formula is defined as…”
Section: New Unbalanced Testing Schemementioning
confidence: 99%
See 1 more Smart Citation
“…This paper quantifies the process of wafer fabrication and testing assuming that the characteristics of wafer products are normally distributed and applies the digital integrated circuit test model (DITM) [ 1 – 4 ] to estimate the test yield (Y t ) and quality of integrated circuit (IC) products. The rate of progress in future manufacturing is unpredictable.…”
Section: Introductionmentioning
confidence: 99%