Regulated Switched-Capacitor Doubler With Interleaving Control for Continuous Output Regulation

Su, Feng; Ki, Wing-Hung; Tsui, Chi-Ying

doi:10.1109/jssc.2009.2014727

Cited by 37 publications

(20 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…There are different architectures available in [2], [7], [3] etc. where this mechanism is realized in different ways.…”

Section: Different Available Solutionsmentioning

confidence: 99%

“…As there is no dead zone the switching noise (advantage of interleaving) and output ripple is smaller. This procedure has also recently been proposed in [3]. In this case total pumping capacitance connected between supply and output is not constant producing uneven supply current.…”

Section: Different Available Solutionsmentioning

confidence: 99%

“…For all non-overlapped clocking schemes proposed ( [10], [2] & [3]) extra level-shifters are used to generate that swings. Now for time being let us consider these level-shifted signals are available to drive that remaining MOSs.…”

Section: B Gate Drives For Remaining Pass Transistors: Controlled Crmentioning

confidence: 99%

“…However major drawback of this simple topology In [2] & [3] already these lossy current paths are identified. For each overlapping transitions of L & R node voltages there may be following possibilities: (1) The NMOS which is going to OFF may open a path from pumping capacitance to supply causing unwanted reversion loss.…”

Section: Introductionmentioning

confidence: 99%

“…This results in shoot through current path from output to supply rail. As mentioned in [2] & [3] due to supply current transient switching noise enters into other blocks having same supply rail, while output capacitance charging current transient introduces noises as well as ringing to all loading blocks. The supply current mainly comprises of charge-redistribution current (also referred as in-rush current).…”

Section: Introductionmentioning

confidence: 99%

See 4 more Smart Citations

On-Chip Inductor-Less DC-DC Boost Converter with Non-overlapped Rotational-Interleaving Scheme

Das

Mandal

2010

2010 23rd International Conference on VLSI Design

View full text Add to dashboard Cite

An architecture of inductor-less DC-DC boost converter for high efficiency and low output ripple is proposed. Output ripple is reduced by splitting flying capacitors into a number of smaller elements and using a new switching scheme called Non-Overlapped Rotational-Interleaving (NORI). The proposed switching scheme also helps to eliminate reversion and shoot through current hence improves the power efficiency. The proposed converter is designed in 0.18µM CMOS thick gate process having 440pF total flying capacitance. The target specification of load current is 1mA − 23mA for 5V − 6.5V output voltage from an input supply of 3.3V . The achieved peak power efficiency is 89% at 10mA load current as compare to 83% peak power efficiency obtained from the best existing architecture designed in same technology. The output ripple at 10mA load current is 2.2mV in presence of only 50pF load capacitance. I. INTRODUCTIONWith progress of technology many feature intensive systems are getting developed most of which are powered by battery. In such systems, while most its parts operate directly from the battery supply, some of its special parts need supply voltage higher than the battery voltage. For instance, LCD drivers, LED drivers, driver of USB OTG require a supply voltage more than 5V which have to be developed from a 3V battery. One option to generate the higher voltage is inductor-based DC-DC boost converter. However, the size and weight of inductor is not suitable specifically for hand held devices. Switch-capacitor (SC) based DC-DC converter is better option because of its size. Here we propose an architecture of switched-capacitor based voltage doubler which suitable for above mentioned applications.Cross-coupled voltage doubler (Fig 1) is a popular topology with very good current efficiency proposed for a word line driver [1]. However major drawback of this simple topology

show abstract

“…There are different architectures available in [2], [7], [3] etc. where this mechanism is realized in different ways.…”

Section: Different Available Solutionsmentioning

confidence: 99%

Section: Different Available Solutionsmentioning

confidence: 99%