2015
DOI: 10.1504/ijais.2015.074399
|View full text |Cite
|
Sign up to set email alerts
|

Reconfigurable multi-core architecture - a plausible solution to the von Neumann performance bottleneck

Abstract: The ill-famed von Neumann bottleneck has been the main performance hurdle since the invention of computers. Although several techniques such as separate data/instruction caches, branch prediction, and parallel computing have been proposed and improved efficiency, the throughput bottleneck between CPU and memory is still very much there. We propose a novel reconfigurable multi-core architecture (RMA) to address this issue via the dynamic allocation of heterogeneous computing resources and distributed memory. We… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 13 publications
0
2
0
Order By: Relevance
“…Here, each stage of information processing requires several steps where data are transferred between the processor and memory [ 5 , 6 ]. The processing steps are carried out sequentially, imposing initial limitations on the speed of such computing devices [ 7 , 8 , 9 , 10 , 11 , 12 ]. This creates time and energy problems, as the information must be transferred repeatedly between different system parts.…”
Section: Introductionmentioning
confidence: 99%
“…Here, each stage of information processing requires several steps where data are transferred between the processor and memory [ 5 , 6 ]. The processing steps are carried out sequentially, imposing initial limitations on the speed of such computing devices [ 7 , 8 , 9 , 10 , 11 , 12 ]. This creates time and energy problems, as the information must be transferred repeatedly between different system parts.…”
Section: Introductionmentioning
confidence: 99%
“…Most computers are based on von Neumann architecture [ 4 , 5 ]. However, the architecture faces a limitation called “von Neumann bottleneck”—physical limitation of the information transfer between the central processor and memory block [ 6 , 7 ]. Finally, this led to a slowdown in the development of computing systems in terms of speed and power consumption.…”
Section: Introductionmentioning
confidence: 99%