Reconfigurable Inductorless Wideband CMOS LNA for Wireless Communications

Souza, Marcelo de; Mariano, André; Taris, Thierry

doi:10.1109/tcsi.2016.2618361

Cited by 58 publications

(30 citation statements)

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The LNA presented by H. Rashtian in [2] adopts body biasing in each stage to adjust gain variation independently, but this is achieved at the cost of high noise degradation. In the LNA present by M. De Souza in [3], the use of current-reuse technique leads to achieve both high gain and low power consumption, but with a high noise figure compared to that achieved in this work. The LNA depicted by M. Parvizi in [4] combines complementary current-reuse and forward body biasing (FBB) to realize a very low voltage and ULP LNA, however, this comes at the cost of a large number of inductors and a large chip area.…”

Section: Introductionmentioning

confidence: 65%

See 1 more Smart Citation

A Low Power Single Ended Inductorless Wideband CMOS LNA With Gm Enhancement and Noise Cancellation

An¹,

Xu²,

Zhou³

et al. 2018

dtetr

View full text Add to dashboard Cite

Abstract. This work proposes a low power single ended wideband CMOS low noise amplifier for low power short-range wireless communication based on IoT. The main novelty lies in significant improvement in bandwidth by using the inverter cell and in noise by noise cancellation topologies. By using active shunt-feedback architecture, the current of the feedback stage is reused on the forward path to improve the current efficiency of the LNA. The complementary characteristic leads to partial second-order distortion cancellation simultaneously. With TSMC 180 nm CMOS process, the proposed LNA presents maximum voltage gain of 15 dB, a minimum noise figure of 1.79 dB and an input 1 dB compression point of -24.65 dBm. It consumes 3 mW from 1.8 V dc supply and occupies a core area of 0.004 mm².

show abstract

Section: Introductionmentioning

confidence: 65%

“…[1][2][3][4][5]). In [1], a common-gate LNA with dual cross-coupled capacitive feedback is present by H. G. Han.…”

Section: Introductionmentioning

confidence: 99%

A Low Power Single Ended Inductorless Wideband CMOS LNA With Gm Enhancement and Noise Cancellation

An¹,

Xu²,

Zhou³

et al. 2018

dtetr

View full text Add to dashboard Cite

show abstract

“…The rising demand for high data rates and high speed in wireless communication systems is increasing the necessities on the transceiver front-ends, as they are pushed to exploit more and more extensive bands at higher frequencies, faster data transfer rates and wider bandwidths [1]. The work in this proposed article is focused on design and analysis of CMOS RF receiver front-ends composed of LNAs for wireless applications operating at microwave frequencies [2]. The particular case of Wireless standards the 1GHz-1.8GHz industrial, scientific and medical (ISM) band normally leads to RFICs utilizing LNA's circuit design with numerous inductors [3].…”

Section: Introductionmentioning

confidence: 99%

Low Noise Amplifier Design of CMOS Inductorless with Noise Cancellation Technique

Mudavath,

Kishore,

Madupu

et al. 2019

IJEAT

View full text Add to dashboard Cite

This article presents the Low Noise Amplifier (LNA) design of CMOS Inductorless with noise cancellation (NC) technique for portable wireless receivers. An Inductorless CMOS LNA for multi-standard wireless applications with lessarea, single-chip is presented. This NC technique is used to cancel out the noise involvement in LNAs at the output of matching device. The proposed Inductorless CMOS LNA designed in a CMOS 45nm GPDK technology process. The simulated results within the frequency range of 1.04GHz-1.8GHz are considered here. The maximum gain has achieved 20dB @ 1.04GHz, 23dB @ 1.8GHz and a low NF of 1.2dB @ 1.04GHz, 0.6dB @ 1.8GHz. The input and output reflection coefficients are obtained as less than -10dB it is desirable value to fit in this LNA.

show abstract

“…It was observed in [9] that for the designed LNA, in order to greatly reduce power consumption, little is degraded in terms of performance. If a linear a model is considered, a different FoM is obtained for each operating mode.…”

Section: Introductionmentioning

confidence: 99%

System Level Design of RF Receivers Based on Non Linear Optimization and Power Consumption Models

Lolis¹,

Stroski²,

Lima³

2019

RADIOENGINEERING

View full text Add to dashboard Cite

This work presents a method to optimally distribute the block specifications in an RF receiver in order to reduce power consumption. The parameters are Gain (G), Noise Figure (N F) and Input Third Order Intercept Point (IIP3). The method is based on setting the signal quality per block at the output; Signal to Noise Ratio (SNR) for noise and Signal to Noise plus Distortion ratio (SNDR) for linearity. Both are limited in order to fulfill the sensitivity and intermodulation tests of a given standard. Nonlinear power models can be used as the method is based on heuristics associated with non linear optimization. First, random valid sets are tested "A" times, while the best candidate is chosen as starting point for a nonlinear optimization with bounds based on interior point algorithm. The process is repeated "B" times, and the best candidate is chosen. To validate the method, a direct-conversion receiver was dimensioned for the Long Term Evolution (LTE) and Bluetooth Low Energy (B-LE) standards. Three power models were used, labeled PM1, PM2 and PM3. First the LTE is considered. When compared to predetermined signal quality distributions, the method reduced the power consumption by 65% and 41%, considering PM1 and PM2, respectively. Then the B-LE is chosen with power model 2. This model is linear and has an analytical minimum derived in the literature. The optimization achieved a precision of 0.2% to the analytical minimum using A = 1000 and B = 15.

show abstract

Reconfigurable Inductorless Wideband CMOS LNA for Wireless Communications

Cited by 58 publications

References 23 publications

A Low Power Single Ended Inductorless Wideband CMOS LNA With Gm Enhancement and Noise Cancellation

A Low Power Single Ended Inductorless Wideband CMOS LNA With Gm Enhancement and Noise Cancellation

Low Noise Amplifier Design of CMOS Inductorless with Noise Cancellation Technique

System Level Design of RF Receivers Based on Non Linear Optimization and Power Consumption Models

Contact Info

Product

Resources

About