2007
DOI: 10.2478/s11772-007-0019-3
|View full text |Cite
|
Sign up to set email alerts
|

Reconfigurable architectures for parallel execution of image processing tasks

Abstract: Reconfigurable computers are becoming third, after general purpose processors and digital signal processors, programmable computing systems. In the present paper, a new definition of parallelism adequate for fine-grain parallel systems is introduced. Computing power requirements for high definition, real-time vision system are discussed. A survey of reconfigurable solutions for image processing and the latest research work carried on at the AGH Laboratory of Biocybernetics are presented.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2012
2012
2016
2016

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 29 publications
0
1
0
Order By: Relevance
“…The possibility to implement fine−grain parallelization in an FPGA allows for pipelined image processing [6,12,29,38,39]. According to Flynn's classification, this type of multiprocessor architecture is defined as multiple instructions streams single data stream (MISD).…”
Section: Theoretical Foundations For Building Fpga-based Image Procesmentioning
confidence: 99%
“…The possibility to implement fine−grain parallelization in an FPGA allows for pipelined image processing [6,12,29,38,39]. According to Flynn's classification, this type of multiprocessor architecture is defined as multiple instructions streams single data stream (MISD).…”
Section: Theoretical Foundations For Building Fpga-based Image Procesmentioning
confidence: 99%