2019 Seventh International Symposium on Computing and Networking Workshops (CANDARW) 2019
DOI: 10.1109/candarw.2019.00054
|View full text |Cite
|
Sign up to set email alerts
|

Real Chip Performance Evaluation on Through Chip Interface IP for Renesas SOTB 65nm Process

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…This is our motivation to develop TCI Tester. TCI Tester [21] is a chip for TCI operation verification and characteristic measurement. Figure 6 shows the photo of Real Chip of TCI Tester.…”
Section: Tci Tester Chipmentioning
confidence: 99%
“…This is our motivation to develop TCI Tester. TCI Tester [21] is a chip for TCI operation verification and characteristic measurement. Figure 6 shows the photo of Real Chip of TCI Tester.…”
Section: Tci Tester Chipmentioning
confidence: 99%