Read back scrubbing for SRAM FPGAs in a data processing unit for space instruments

Michel, Holger; Belger, Adrian; Lange, Tobias; Fiethe, Björn; Michalik, H.

doi:10.1109/ahs.2015.7231149

Cited by 10 publications

(2 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Periodic scrubbing is the most basic approach, which periodically reconfigures the configuration memory with the original configuration data. The opposite is readback scrubbing (Michel et al, 2015 ), which refers to reading back the current bitstream and scanning to find upsets, and reconfiguring the configuration memory with the original bitstream when upsets are detected. Configuration scrubbing can also be classified as internal and external depending on the configuration interface (Berg et al, 2008 ).…”

Section: Introductionmentioning

confidence: 99%

Soft error mitigation and recovery of SRAM-based FPGAs using brain-inspired hybrid-grained scrubbing mechanism

Xie,

Qiao,

Xie

et al. 2023

Front. Comput. Neurosci.

View full text Add to dashboard Cite

Soft error has increasingly become a critical concern for SRAM-based field programmable gate arrays (FPGAs), which could corrupt the configuration memory that stores configuration data describing the custom-designed circuit architecture. To mitigate this kind of error, this study proposes a brain-inspired hybrid-grained scrubbing mechanism consisting of fine-grained and coarse-grained scrubbing to mitigate and repair the errors as quickly as possible after an SEU occurrence. Inspired by the human brain's ability to filter out redundant and irrelevant information, we propose a mechanism that can mask invalid position information when errors occur. Compared with the scrubbing of full configuration memory, this mechanism can achieve precise error location and recovery utilizing targeted scrubbing of specific frames or modules. The effectiveness is evaluated by executing fault injection campaigns on the International Symposium on Circuits and Systems 1989 (ISCAS89) benchmark circuits and fault tolerant fast Fourier transform (FT-FFT) circuit. If upsets are detected, they will be repaired with fine-grained or coarse-grained scrubbing depending on their location. The experiment results show that this mechanism can effectively mitigate and repair single-bit upsets (SBUs) and double-bit upsets (DBUs). In addition, the mechanism is proven to be superior in error recovery time and hardware overhead compared to counterpart approaches.

show abstract

Section: Introductionmentioning

confidence: 99%

Soft error mitigation and recovery of SRAM-based FPGAs using brain-inspired hybrid-grained scrubbing mechanism

Xie,

Qiao,

Xie

et al. 2023

Front. Comput. Neurosci.

View full text Add to dashboard Cite

show abstract

“…At present, the anti‐SEU techniques for SRAM‐based FPGAs mainly include modular redundancy [5], configuration scrubbing [6–8], and error correcting codes (ECCs) [9–11]. The commonly used modular redundancy technology is triple modular redundancy, the main function of which is to mask errors; however, it does not have an error correction capability.…”

Section: Introductionmentioning

confidence: 99%

Improved hybrid scrubbing scheme for spaceborne static random access memory‐based field programmable gate arrays

Chen

Shen

et al. 2019

J. eng.

View full text Add to dashboard Cite

An Evaluation Method for Anti-sEU Effects Design of SRAM-Based FPGA on Navigation Satellites

Liu

Lou

et al. 2021

Lecture Notes in Electrical Engineering

View full text Add to dashboard Cite

Read back scrubbing for SRAM FPGAs in a data processing unit for space instruments

Cited by 10 publications

References 4 publications

Soft error mitigation and recovery of SRAM-based FPGAs using brain-inspired hybrid-grained scrubbing mechanism

Soft error mitigation and recovery of SRAM-based FPGAs using brain-inspired hybrid-grained scrubbing mechanism

Improved hybrid scrubbing scheme for spaceborne static random access memory‐based field programmable gate arrays

An Evaluation Method for Anti-sEU Effects Design of SRAM-Based FPGA on Navigation Satellites

Contact Info

Product

Resources

About