1990
DOI: 10.1109/4.102677
|View full text |Cite
|
Sign up to set email alerts
|

Quaternary logic circuits in 2- mu m CMOS technology

Abstract: Novel quaternary logic circuits, designed in 2-u.m'CMOS technology, are presented. These include threshold detector circuits with an improved output voltage swing and a simple binary-to-quaternary encoder circuit. Based on these, the literal circuits, the quaternary-tobinary decoder, and the quaternary register designs are derived. A novel scheme for improving the power-delay product of pseudo-NMOS circuits is developed. Simulations for an inverter indicate a 66% improvement over a conventional pseudo-NMOS cir… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
20
0
1

Year Published

1991
1991
2023
2023

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 31 publications
(21 citation statements)
references
References 10 publications
0
20
0
1
Order By: Relevance
“…Therefore, it will be necessary to provide encoding and decoding circuitry to perform the required conversion between MVL signalling on the bus and the binary processing circuits. (Brilman et al 1983, Mangin and Current 1986, Rattus et al 1990, Shanbhag et al 1990). …”
Section: Introductionmentioning
confidence: 94%
“…Therefore, it will be necessary to provide encoding and decoding circuitry to perform the required conversion between MVL signalling on the bus and the binary processing circuits. (Brilman et al 1983, Mangin and Current 1986, Rattus et al 1990, Shanbhag et al 1990). …”
Section: Introductionmentioning
confidence: 94%
“…Several methods have been proposed for binary to quaternary and vice versa converters [14,15,16,17].…”
Section: Integration With Binary Logicmentioning
confidence: 99%
“…Park et al [20] designed quaternary logic circuit using υ MOS where 0.5V, 1.5V, 2.5V and 3V. Logic levels in Shanbhag et al are 0V, 2V, 4V and 6V respectively [13]. Tanable et al [23] designed redundant MVL circuit using CMOS where they use binary two states 0-0, 0-1, 1-0 and 1-1 as quaternary 0, 1, 2 and 3 states respectively.…”
Section: Introductionmentioning
confidence: 99%
“…Ordinary quaternary number can be easily expressed as two bit binary number [10][11][12][13][14][15]. The implementation of multi- valued logic using ordinary quaternary digit has been studied by using various devices, such as I 2 L [16], CCD [10,17], CMOS [11,[13][14]18], ECL [12,19], υ MOS [20], MESFET [21] in electronics.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation