2008
DOI: 10.1143/jjap.47.2446
|View full text |Cite
|
Sign up to set email alerts
|

Quantitative Characterization of Plasma-Induced Defect Generation Process in Exposed Thin Si Surface Layers

Abstract: The defect generation process in Si surface layer induced by plasma exposures is studied by two optical analyses, spectroscopic ellipsometry (SE) and photoreflectance spectroscopy (PR). Two plasma sources with Ar-gas mixtures are employed; one is DC plasma and the other, electron cyclotron resonance (ECR) plasma. In the case of Ar-DC plasma exposure with 300 V bias, the SE analysis with an optimized optical model determines 1-nm-thick interfacial layer (IL) between the surface layer and the substrate, while in… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

2
28
0

Year Published

2008
2008
2015
2015

Publication Types

Select...
6
1

Relationship

5
2

Authors

Journals

citations
Cited by 12 publications
(30 citation statements)
references
References 32 publications
(40 reference statements)
2
28
0
Order By: Relevance
“…The result is shown in Fig. 18 translate to defect densities of over 10 12 cm ¹2 . The decrease in V s is attributed to charge trapping sites in the damaged layer.…”
Section: Resultsmentioning
confidence: 80%
See 3 more Smart Citations
“…The result is shown in Fig. 18 translate to defect densities of over 10 12 cm ¹2 . The decrease in V s is attributed to charge trapping sites in the damaged layer.…”
Section: Resultsmentioning
confidence: 80%
“…If we fit the spectrum obtained experimentally to Eq. [18][19][20] This is caused by the prevention of the diffusion or drift of photogenerated carriers, due to recombination centers and/or changes in the surface potential. Of these, E g can be used as a measure of strain.…”
Section: Overview Of Prsmentioning
confidence: 99%
See 2 more Smart Citations
“…The processing time of 30 s was chosen as a saturation value in terms of the damaged-layer formation process according to the previous results. 46,47 Table I shows process conditions employed in this study. RF biasing at 13.56 MHz was applied to the wafer stage 120 mm in diameter with powers ranging from 50 to 200 W in the ICP or with a power of 10 W in the CCP, respectively.…”
Section: Methodsmentioning
confidence: 99%