Quality and reliability challenges for ultra mobile computing and communication application processor packaging

Abstract

Market drivers, technology scaling and integration trends of application processor packaging are first presented. Component level and board level quality and reliability challenges are then discussed in the areas of thin die and thin core package warpage, lead free flip chip die to package interconnect mechanical integrity, and lead free package to motherboard solder joint reliability. Challenges from package qualification methodology and use condition are also addressed.