2008
DOI: 10.3389/neuro.11.011.2008
|View full text |Cite
|
Sign up to set email alerts
|

PyNN: a common interface for neuronal network simulators

Abstract: Computational neuroscience has produced a diversity of software for simulations of networks of spiking neurons, with both negative and positive consequences. On the one hand, each simulator uses its own programming or confi guration language, leading to considerable diffi culty in porting models from one simulator to another. This impedes communication between investigators and makes it harder to reproduce and build on the work of others. On the other hand, simulation results can be cross-checked between diffe… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

3
490
0
2

Year Published

2009
2009
2024
2024

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 495 publications
(495 citation statements)
references
References 22 publications
3
490
0
2
Order By: Relevance
“…All simulations were performed using the NEST simulator (Diesmann and Gewaltig, 2001) version 1.9 (http://www.nest-initiative. uni-freiburg.de), using the PyNN interface (Davison et al, 2008) (http://neuralensemble.org/PyNN). The code for the model is freely available from ModelDB (http://senselab.med.yale.edu/ModelDB/) and on the UNIC website (http://www.unic.cnrs-gif.fr).…”
Section: Spiking Network Modelmentioning
confidence: 99%
“…All simulations were performed using the NEST simulator (Diesmann and Gewaltig, 2001) version 1.9 (http://www.nest-initiative. uni-freiburg.de), using the PyNN interface (Davison et al, 2008) (http://neuralensemble.org/PyNN). The code for the model is freely available from ModelDB (http://senselab.med.yale.edu/ModelDB/) and on the UNIC website (http://www.unic.cnrs-gif.fr).…”
Section: Spiking Network Modelmentioning
confidence: 99%
“…Simulations for chip verification used ARM SoC Designer Simulator on a complete SystemC model of the SpiNNaker chip. The heterogeneous model tests ran on the physical SpiNNaker test chip, using PyNN [6] as a standard simulation front-end. Our simulations used a 4-chip system with 2 processors per chip (corresponding to the first test board).…”
Section: Resultsmentioning
confidence: 99%
“…During the simulation every pool emits 756 spikes, for a total of 3024 spikes per chip. The on-chip network implementations use the PyNN [6,10] multiplatform neural description environment, permitting direct comparison of the performance on-chip with a standard software simulator-in this case NEST [11]. On-chip simulations run in real-time, thus the 1,000 ms simulation time is the actual time to run.…”
Section: Synfire Chainmentioning
confidence: 99%
“…PyNN (Davison et al, 2008) is a generic SNN simulation markup framework that allows the user to run arbitrary SNN models on a number of different simulation platforms, including software simulators PyNEST and Brian, and some neuromorphic hardware systems such as SpiNNaker and FACETS/BrainScaleS. It provides a "write once, run anywhere" (where "anywhere" is the list of simulators it supports) facility for the development of SNN simulations.…”
Section: Implementing the Neucube On Neuromorphic Hardwarementioning
confidence: 99%