2014
DOI: 10.1049/iet-pel.2013.0283
|View full text |Cite
|
Sign up to set email alerts
|

Pulse width modulation schemes enabling single DC power source driven dual two‐level voltage source inverter with single voltage source inverter switching

Abstract: Three-level voltage space phasor can be obtained using a dual two-level voltage source inverter (VSI). Two zero sequence voltage elimination pulse width modulation (PWM) switching variants are proposed in this paper for complete elimination of zero sequence voltage (ZSV) in the dual-VSI scheme. Both the PWM variants are designed in such a way that only one inverter is switched at any instant of time; to ensure that switching power losses in the dual-VSI is limited to one inverter only at any instant of time. A… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
18
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
4
1

Relationship

2
3

Authors

Journals

citations
Cited by 29 publications
(18 citation statements)
references
References 34 publications
0
18
0
Order By: Relevance
“…When ZSC flows, which is caused by the generated zero‐sequence voltage (ZSV) on the path provided by the structure of single dc source D2L‐VSI, using D2L‐VSIs with isolated dc sources is able to eliminate ZSC completely since there is not any path for ZSC to flow [11, 22]. By using an isolating transformer to isolate dc sources, common‐mode current (CMC) could not flow from the frame of electric motors to ground, star‐point of the three‐phase supply, and finally mid‐point of the dc‐link capacitors due to the fact that the secondary windings are not grounded [23].…”
Section: Introductionmentioning
confidence: 99%
“…When ZSC flows, which is caused by the generated zero‐sequence voltage (ZSV) on the path provided by the structure of single dc source D2L‐VSI, using D2L‐VSIs with isolated dc sources is able to eliminate ZSC completely since there is not any path for ZSC to flow [11, 22]. By using an isolating transformer to isolate dc sources, common‐mode current (CMC) could not flow from the frame of electric motors to ground, star‐point of the three‐phase supply, and finally mid‐point of the dc‐link capacitors due to the fact that the secondary windings are not grounded [23].…”
Section: Introductionmentioning
confidence: 99%
“…2 [21] and it is therefore imperative that DTLI offers very high switching redundancy. ZSV v ZSV in the DTLI can be derived using its three phase output voltages v aa′ , v bb′ and v cc′ and is given as [23,24] V S = v aa′ + v bb′ e j2π/3 + v cc′ e j4π/3…”
Section: Zsv and Switching Combinations In Dtlimentioning
confidence: 99%
“…SIM-1, inverter-1 is always clamped to generate the clamping vector while inverter-2 is used to generate the switching vector in the entire cycle of operation for completely eliminating the ZSV. By adopting the procedure reported in [23], the region in which SV falls is first identified. For instance, if it falls in region R 1 , the clamping state of inverter-1 will be set to 1 (+− −) and SIM-1 PWM algorithm forces the switching states of inverter-2 in such a manner that it results in a zero, ZSV (Table 1) in the DTLI.…”
Section: Sim-1 Pwm For Zsv Eliminationmentioning
confidence: 99%
See 1 more Smart Citation
“…Also, new variety of voltage source inverter topologies are researched reporting annihilation of unwanted effects such as neutral-point fluctuations, clamping capacitor issues, more isolated sources requirements etc. from which the conventional multilevel inverter topologies suffer [13][14][15][16][17][18][19][20][21]. Towards this end, a new three-level cascaded inverter based on 2 two-level inverters was proposed in [22].…”
Section: Introductionmentioning
confidence: 99%