2006
DOI: 10.1007/11967668_24
|View full text |Cite
|
Sign up to set email alerts
|

Public Key Cryptography and RFID Tags

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
34
0

Year Published

2008
2008
2021
2021

Publication Types

Select...
6
1
1

Relationship

0
8

Authors

Journals

citations
Cited by 40 publications
(34 citation statements)
references
References 9 publications
0
34
0
Order By: Relevance
“…The coupon approach can be efficiently implemented in hardware [12,13]. The promising results of [12,13] should not conceal profound drawbacks of the approach.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…The coupon approach can be efficiently implemented in hardware [12,13]. The promising results of [12,13] should not conceal profound drawbacks of the approach.…”
Section: Introductionmentioning
confidence: 99%
“…The promising results of [12,13] should not conceal profound drawbacks of the approach. First, only a limited number of authentications is possible because storage is costly.…”
Section: Introductionmentioning
confidence: 99%
“…Bos et al report AES-128 performance on 8-bit microcontrollers of 124.6 and 181.3 CPU cycles per byte [9], and Feldhofer et al report just over 1,000 cycles per byte using low-power custom circuits [20]. Surprisingly, although asymmetric cryptography is generally up to two orders of magnitude slower than symmetric, McLoone and Robshaw demonstrate a fast and low-power implementation of an asymmetric cryptosystem for use in RFID tags [47]. Their circuitry uses 400 to 800 cycles per round (on 8-and 16-bit architectures, respectively) in the high-current configuration (comparable in terms of clock cycles to AES for RFID [20], but with half to one-tenth the gates and vastly less power), and 1,088 cycles when using about six times less current.…”
Section: Performance Considerationsmentioning
confidence: 99%
“…In other words, the overhead is constant (Oð1Þ) for a given network configuration (maximum path length), and cannot be influenced by an adversary. Fortunately, hardware cryptographic accelerators are increasingly common and inexpensive to compensate for increased security demands on low-power devices, which lead to increased computational load and reduced battery life [17], [18], [20], [33], [39], [46], [47], [49], [56].…”
Section: Performance Considerationsmentioning
confidence: 99%
“…Implementations must have a small footprint not to exceed the costs, and they have to be designed for low power in order to allow a certain reading range. A lot of proposals have been published so far that deal with lightweight cryptography for RFID by using coupon-based signature functions like GPS [23,18], stream ciphers [7,12,9], asymmetric algorithms like ECC [30,4], or symmetric algorithms like AES [10], PRESENT [6], SEA [28], HIGHT [13], or DES variants [22]. At the time, the security features of conventional RFID tags range from simple secure memory-lock functionalities to integrated cryptographic engines like Mifare [19], SecureRF [26], or CryptoRF [2].…”
Section: Introductionmentioning
confidence: 99%