Second International Conference on Systems (ICONS'07) 2007
DOI: 10.1109/icons.2007.41
|View full text |Cite
|
Sign up to set email alerts
|

Programmable Hardware and the New Analog Capacity

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2010
2010
2013
2013

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 4 publications
0
2
0
Order By: Relevance
“…We use a ROM based approach to implement the finite state machine. The Boolean operation unit is implemented with generic array logic (GAL) [20], which is mainly used to generate the next state from the eight Boolean inputs from two adjacent clusters. For each cluster connected to the FSM, four operators are used to generate data outputs.…”
Section: B the Fsm Cell Structurementioning
confidence: 99%
“…We use a ROM based approach to implement the finite state machine. The Boolean operation unit is implemented with generic array logic (GAL) [20], which is mainly used to generate the next state from the eight Boolean inputs from two adjacent clusters. For each cluster connected to the FSM, four operators are used to generate data outputs.…”
Section: B the Fsm Cell Structurementioning
confidence: 99%
“…Reconfigurable analogue components are more sparsely reported; most of these address signal processing only, e.g. [16], [17], [18], [19], though a few also include sensor interfacing [20], [21]. from PCBs (e.g.…”
Section: Challengesmentioning
confidence: 99%