The platform will undergo maintenance on Sep 14 at about 7:45 AM EST and will be unavailable for approximately 2 hours.
2021
DOI: 10.1007/978-3-030-85248-1_16
|View full text |Cite
|
Sign up to set email alerts
|

Probabilistic Verification for Reliability of a Two-by-Two Network-on-Chip System

Abstract: Modern network-on-chip (NoC) systems face reliability issues due to process and environmental variations. The power supply noise (PSN) in the power delivery network of a NoC plays a key role in determining reliability. PSN leads to voltage droop, which can cause timing errors in the NoC. This paper makes a novel contribution towards formally analyzing PSN in NoC systems. We present a probabilistic model checking approach to analyze key features of PSN at the behavioral level in a 2 × 2 mesh NoC with a uniform … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
4
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(4 citation statements)
references
References 17 publications
0
4
0
Order By: Relevance
“…Figure 2: Architecture of the 2 × 2 NoC [44] To study PSN in NoC architectures, we modelled in Modest and analysed with mcsta first a single central router of a NoC [42] and later a two-by-two NoC consisting of four symmetric routers [44] as shown in Figure 2. We focus on the latter in this section.…”
Section: Power Supply Noise In a Network-on-chip Systemmentioning
confidence: 99%
See 3 more Smart Citations
“…Figure 2: Architecture of the 2 × 2 NoC [44] To study PSN in NoC architectures, we modelled in Modest and analysed with mcsta first a single central router of a NoC [42] and later a two-by-two NoC consisting of four symmetric routers [44] as shown in Figure 2. We focus on the latter in this section.…”
Section: Power Supply Noise In a Network-on-chip Systemmentioning
confidence: 99%
“…Figure 3: CDF for inductive noise events [44] The resulting model could be model-checked for up to 30 clock cycles with every-other-cycle flit generation by unfolding the clock cycle counter into the state space, and up to any number of clock cycles by using the unfolding-free modified iteration technique of [27], in essence computing the entire cumulative distribution function (CDF) as shown in Figure 3. This is due to an interesting effect of the different flit generation patterns: With every-other-cycle generation, the buffers slowly fill up with flits to various destinations; the full state space that includes all combinations of buffer occupancies with different flits is too large to handle today.…”
Section: Power Supply Noise In a Network-on-chip Systemmentioning
confidence: 99%
See 2 more Smart Citations