Practical Switching Frequency Control for Improved Efficiency in CCM Boost PFC Converters at Light Load

Beinarys, Rytis; Vu, Trong Tue

doi:10.1109/apec43599.2022.9773559

Cited by 1 publication

(2 citation statements)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Multi-level (ML) converters have been initially introduced for high voltage applications such as solid-state-transformers, high voltage inverters, etc [1], [2], [3], [4], [5]. With the recent advances in Gallium Nitride (GaN) power devices, some studies have proposed designs with ML configurations to achieve high power density single-phase totem pole (TP) power factor correction (PFC) converters using low voltage GaN FETs with better figure-of-merit [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17], [18], [19]. For a singlephase N-level TP PFC, there are N-1 half-bridge circuits and N-2 flying capacitor stacks in parallel with them as…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Optimization and Design Considerations of GaN-Based Multi-Level TP PFC Converters

Bulut

Kocabaş

Dusmez³

2023

IEEE Access

View full text Add to dashboard Cite

Latest developments in low voltage wide-bandgap semiconductor technology have increased the popularity of single-phase multi-level (ML) totem pole (TP) power-factor correction (PFC) converters. Phase shifted flying capacitor based power stages offer several advantages, such as higher input current ripple frequency, smaller size inductor and differential mode (DM) filter, and usage of low voltage Gallium Nitride (GaN) devices with better figure-of-merit. Even though it has been proven that ML TP PFC converters have good power density and efficiency, the determination of optimal voltage levels and switching frequency requires a system-level optimization. This paper proposes an optimization framework for ML TP PFC converters, taking the power stage, thermal, DM filter, and magnetic designs, as well as practical design considerations, into account to determine the voltage-levels and switching frequency that minimize the power losses, cost and volume of the total system. To process output power of 3700W, the optimization tool suggests using a 4-Level GaN TP PFC topology switched at 45 kHz. The outcome of the tool has been compared with other fixed inductor current ripple designs, as well as optimized designs for 3-Level and 5-Level TP PFC converters in terms of cost, volume, and power losses. In accordance with the optimization results, a prototype of a 4L TP PFC rated at 3700 W is designed, which achieves a peak efficiency of 99.6% at 1 kW and >99.1% efficiency under the full power range.INDEX TERMS Ac/dc conversion, multi-level, optimization, power factor correction, totem-pole.

show abstract

Section: Introductionmentioning

confidence: 99%

“…Many published studies on single-phase ML TP PFC converters have demonstrated high-power-density prototypes [11], [12], [13], [14], [15], [16], [17], [18], [19]. Nevertheless, these prototypes are not fully optimized.…”

Section: Introductionmentioning

confidence: 99%