2019 IEEE East-West Design &Amp; Test Symposium (EWDTS) 2019
DOI: 10.1109/ewdts.2019.8884372
|View full text |Cite
|
Sign up to set email alerts
|

Power Supply Noise Rejection Improvement Method in Modern VLSI Design

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 2 publications
0
1
0
Order By: Relevance
“…IV. APPLICATION FOR POWER DELIVERY NETWORK Rejection of noise in power supply of VLSI circuit becomes more challenging due to the shrinking chip area, increased circuit density, lower operating supply voltage, and demand for faster communication link [6], [9]- [13]. The illustration of poorly regulated power supply in PDN due to switching noise is shown in Fig.…”
Section: Electrical Characterization Resultsmentioning
confidence: 99%
“…IV. APPLICATION FOR POWER DELIVERY NETWORK Rejection of noise in power supply of VLSI circuit becomes more challenging due to the shrinking chip area, increased circuit density, lower operating supply voltage, and demand for faster communication link [6], [9]- [13]. The illustration of poorly regulated power supply in PDN due to switching noise is shown in Fig.…”
Section: Electrical Characterization Resultsmentioning
confidence: 99%