Power supply noise and logic error probability

Andrade, D.; Martorell, F.; Pons, Marc; Moll, Francesc; Rubio, Antonio

doi:10.1109/ecctd.2007.4529559

Search citation statements

Order By: Relevance

Paper Sections

Select...

Low Voltage Design1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2010

2023

Publication Types

Select...

Other3

Article1

Book1

Relationship

Self Cite1

Independent4

Authors

Journals

Cited by 5 publications

(1 citation statement)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In [15], a level of switching noise equivalent to 20% of the power supply voltage level in CMOS is predicted for 2020. In the case of digital circuits this voltage fluctuation causes a fluctuation in the propagation delay that is a cause of performance degradation.…”

Section: Low Voltage Designmentioning

confidence: 99%

Electronic System Design Paradigms in the Technologies of the Year 2020

García¹,

Moll²,

Rubio³

2010

Int.J.Soc.Mater.Eng.Resour.

Self Cite

View full text Add to dashboard Cite

This paper analyses the evolution of late and beyond CMOS technologies showing the relevant effect on the electronic design methods and rules due to the dramatic reduction of quality of the manufactured components. The paper argues that the main impact on such future technologies will be caused by the increase of the manufacturing defect ratio of components and circuits, the reduction of reliability through a huge increase of the error ratio and a drastic drop of the components quality. Consequently, new strategies of design have to be considered, among them the hierarchical fault tolerance that is presented in the paper. This fact will have implications in the design rules as we know them today.

show abstract

Section: Low Voltage Designmentioning

confidence: 99%