2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID) 2019
DOI: 10.1109/vlsid.2019.00043
|View full text |Cite
|
Sign up to set email alerts
|

Power and Area Efficient Approximate Heterogeneous 8T SRAM for Multimedia Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
1
1
1

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 11 publications
0
1
0
Order By: Relevance
“…This work is an extended work of our earlier work presented in [22]. In this work, an approximate 1 kb (32 × 32) memory is proposed for H.264 video decoder, designed from heterogeneous sized 8T SRAM (HS8T) cell and heterogeneous sized 8T SRAM with 2‐bit truncation (HS8T‐2BT).…”
Section: Introductionmentioning
confidence: 99%
“…This work is an extended work of our earlier work presented in [22]. In this work, an approximate 1 kb (32 × 32) memory is proposed for H.264 video decoder, designed from heterogeneous sized 8T SRAM (HS8T) cell and heterogeneous sized 8T SRAM with 2‐bit truncation (HS8T‐2BT).…”
Section: Introductionmentioning
confidence: 99%