Power analysis and optimization of the ZUC stream cipher for LTE-Advanced mobile terminals

Traboulsi, Shadi; Pohl, Nils; Hausner, J.; Bilgic, Attila; Frascolla, Valerio

doi:10.1109/lascas.2012.6180296

Cited by 14 publications

(9 citation statements)

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The number of toggles of every individual I/O pin of the router and their probability of remaining in logic-1 state for the entire simulation window has been calculated from the NoC simulator. This information is then fed to Synopsys Prime Power tool [53] to estimate the power of each router with the following parameters: Process = typical, Supply Voltage = 1 V, Temperature = 75 °C and router clock period = 666 ps [9][10], [50], [54]- [56]. Table 3 shows comparison of mapping solutions obtained via different approaches, in terms of energy consumption.…”

Section: Energy Comparisonmentioning

confidence: 99%

Application Mapping onto Butterfly-Fat-Tree based Network-on-Chip using Discrete Particle Swarm Optimization

Sahu¹,

Manna²,

Chattopadhyay³

2015

IJCA

View full text Add to dashboard Cite

This paper addresses the problem of application mapping onto Butterfly-Fat-Tree (BFT) based Network-on-Chip design. It proposes a new mapping technique based on discrete Particle Swarm Optimization (PSO) to map the cores of the core graph to the routers. The basic PSO has been augmented by running multiple PSO and deterministically generating a part of the initial population for PSO. The mapping results have been compared with well-known techniques reported in the literature for a number of benchmark applications. The reported strategy produces results superior to those obtained via existing approaches within a reasonable CPU time. KeywordsApplication mapping, Network-on-Chip, System-on-Chip, Butterfly-Fat-Tree, Discrete Particle Swarm Optimization INTRODUCTIONNetwork-on-Chip (NoC) has evolved as a viable strategy to implement Intellectual Property (IP) core based System-onChip (SoC) designs. It solves the traditional problems of bandwidth limitations of bus-based SoC design by providing an on-chip network fabric consisting of routers connected in a certain topology. Conventional data signal exchanges are replaced by message passing between the cores through the router fabric [1]- [4]. A major challenge in NoC based system design is to associate the IP cores implementing tasks of an application with routers. This is commonly known as the process of application mapping. This has got a very significant role to play in performance of the overall system as it directly influences the communication time, the required link bandwidth, the admissible delay of the router, and energy consumption of the whole NoC [5], [6]. Furthermore, these requirements vary from one application domain to another. For example, while multimedia applications require high bandwidth, real time systems require guaranteed delay, and portable devices require low power consumption. Most of the application mapping algorithms reported in the literature assumes a mesh-connected router fabric for the NoC. In [6]- [10], authors have proposed many topologies for NoC. Butterfly-Fat-Tree (BFT) enjoys several advantages over other topologies [7], [10]. The BFT topology can be easily implemented inside chips. It has the advantage of having small diameter as well as symmetric structure. There are various versions of the networks connected in the tree like architecture and most of them have recursive structures. The wire routing is also simpler. In chip design, for same number of cores, the area occupied by BFT is less than the mesh topology. These characteristics make BFT a popular scheme for interconnecting IPs [7], [10]. In [7] stage. This ensures faster convergence and improved quality of solution for the successive stages.3. For any stage of PSO, the initial population generation is not fully random. A good number of particles have been created using a heuristic. This has enabled our PSO to explore the promising regions of search space much better.4. The communication cost metric values of the mapping solutions of our approach have been compared ...

show abstract

Section: Energy Comparisonmentioning

confidence: 99%

Application Mapping onto Butterfly-Fat-Tree based Network-on-Chip using Discrete Particle Swarm Optimization

Sahu¹,

Manna²,

Chattopadhyay³

2015

IJCA

View full text Add to dashboard Cite

show abstract

“…Finally, the confidentiality algorithm (128-EEA3) adopted to encrypt user data in Packet Data Convergence Protocol (PDCP which is part of Layer 2 in LTE protocol) [16,17].…”

Section: Zuc Algorithmmentioning

confidence: 99%

Mobile Technology Generations and Cryptographic Algorithms: Analysis Study

Jasim

Alshaikhli

2015

2015 4th International Conference on Advanced Computer Science Applications and Technologies (ACSAT)

View full text Add to dashboard Cite

Nowadays, Mobile wireless technologies are becoming more significant and growing rapidly for better features and services. Latest Mobile technologies are expected to provide higher processing power, support high quality multimedia applications, offer reliable wireless connections, faster data transmission rates, and consume less power. At the same time, various mobile generations are susceptible to attack via eavesdropping and information leaking operations. Therefore, some cryptographic algorithms have proposed as confidentiality and integrity algorithms in different mobile generations, in order to prevent or mitigate these harmful operations. This paper provides analysis study of Mobile generations (From Mobile 1G to Mobile 4G) and cryptographic algorithms used in these generations. The study based on some factors like features, services, standards, and techniques which have adopted in these generations.

show abstract

“…Hardware architectures for core ciphers of several LTE con�dentiality algorithms were separately implemented in various works [16][17][18], where the main focus was to deliver high speed FPGA or ASIC designs. Few recent works [19,20] proposed compact and power-efficient architectures for both 128-EEA1 and 128-EEA3 ciphering algorithms. However, previous works proposing low-power implementations of AES, the core cipher of 128-EEA2, are limited to the byte substitution function [21][22][23][24].…”

Section: Related Workmentioning

confidence: 99%

Energy-Efficient Hardware Architectures for the Packet Data Convergence Protocol in LTE-Advanced Mobile Terminals

et al. 2013

Self Cite

View full text Add to dashboard Cite

In this paper, we present and compare efficient low-power hardware architectures for accelerating the Packet Data Convergence Protocol (PDCP) in LTE and LTE-Advanced mobile terminals. Speci�cally, our work proposes the design of two cores: a crypto engine for the Evolved Packet System Encryption Algorithm (128-EEA2) that is based on the AES cipher and a coprocessor for the Least Signi�cant Bit (LSB) encoding mechanism of the Robust Header Compression (ROHC) algorithm. With respect to the former, �rst we propose a reference architecture, which re�ects a basic implementation of the algorithm, then we identify area and power bottle-necks in the design and �nally we introduce and compare several architectures targeting the most powerconsuming operations. With respect to the LSB coprocessor, we propose a novel implementation based on a one-hot encoding, thereby reducing hardware's logic switching rate. Architectural hardware analysis is performed using Faraday's 90 nm standardcell library. e obtained results, when compared against the reference architecture, show that these novel architectures achieve signi�cant improvements, namely, 25% in area and 35% in power consumption for the 128-EEA2 crypto-core, and even more important reductions are seen for the LSB coprocessor, that is, 36% in area and 50% in power consumption.

show abstract

Power analysis and optimization of the ZUC stream cipher for LTE-Advanced mobile terminals

Cited by 14 publications

References 6 publications

Application Mapping onto Butterfly-Fat-Tree based Network-on-Chip using Discrete Particle Swarm Optimization

Application Mapping onto Butterfly-Fat-Tree based Network-on-Chip using Discrete Particle Swarm Optimization

Mobile Technology Generations and Cryptographic Algorithms: Analysis Study

Energy-Efficient Hardware Architectures for the Packet Data Convergence Protocol in LTE-Advanced Mobile Terminals

Contact Info

Product

Resources

About