2018
DOI: 10.1088/1748-0221/13/04/t04007
|View full text |Cite
|
Sign up to set email alerts
|

Possible layout solutions for the improvement of the dark rate of geiger mode avalanche structures in the GLOBALFOUNDRIES BCDLITE 0.18 μm CMOS technology

Abstract: Modern concepts of single photon or charged particle detection systems are based on geiger mode avalanche devices developed in CMOS technology. The key-problem encountered in the fabrication of these devices in CMOS is the dark rate level. The dark rate and single photon signal are not distinguishable. This sets also the limits of the application of geiger mode avalanche devices to single photon or charged particle detection systems. We report the design and fabrication of four possible layouts … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

1
4
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
(5 citation statements)
references
References 45 publications
1
4
0
Order By: Relevance
“…An increase of the dark count rate was observed, for example, in the study at 0.35 μm and 0.09 μm CMOS technology node [24], [47]. Dark count rate values as high as 20 × 10 3 kHz/mm 2 were observed in our previous publications at the 180 nm CMOS technology node [35], [38] and in [6]. The dark count rate obtained in this paper is two order of magnitudes lower than at smaller CMOS scales.…”
Section: Discussionsupporting
confidence: 68%
See 3 more Smart Citations
“…An increase of the dark count rate was observed, for example, in the study at 0.35 μm and 0.09 μm CMOS technology node [24], [47]. Dark count rate values as high as 20 × 10 3 kHz/mm 2 were observed in our previous publications at the 180 nm CMOS technology node [35], [38] and in [6]. The dark count rate obtained in this paper is two order of magnitudes lower than at smaller CMOS scales.…”
Section: Discussionsupporting
confidence: 68%
“…Smaller scale CMOS processes report usually smaller breakdown voltages. By way of example, a breakdown voltage of 12 V was obtained in our previous studies at the 0.18 μm [35], [38] and in [6] CMOS node. This value depends on the high doping concentration of the standard CMOS wells at small scales, which ranges from 2 × 10 17 cm −3 to 5 × 10 17 cm −3 .…”
Section: Discussionmentioning
confidence: 77%
See 2 more Smart Citations
“…Silicon photomultiplier (SiPM) coupled scintillation detectors, also known as multi-pixel photon counters (MPPCs), were attracting considerable interest for the next generation PET, PET/MRI, autoradiography scanners [1][2][3], and even SPECT detector [4]. The advantages of SiPM include features like high gain (∼10 6 ), low bias voltage (20-70 V), high photo detection efficiency (PDE), compact size, insensitivity to magnetic fields (may be suitable for building PET/MRI systems), fast timing response (may be adequate for time-of-flight PET) [5][6][7], and low cost and CMOS compatibility [8,9]. Moreover, compatibility to fabricate into units of any size and shape was 2020 JINST 15 P09040 another additional feature of SiPM.…”
Section: Introductionmentioning
confidence: 99%