2006
DOI: 10.4230/oasics.wcet.2006.672
|View full text |Cite
|
Sign up to set email alerts
|

PLRU Cache Domino Effects

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2008
2008
2022
2022

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 14 publications
(3 citation statements)
references
References 3 publications
0
3
0
Order By: Relevance
“…The presence of timing anomalies [29], [30] can often be traced back to the non-monotonicity of a system's dynamics. In contrast to LRU, other cache replacement policies such as FIFO, NMRU, and PLRU, do not behave monotonically, and have been found to exhibit timing anomalies [31], [32]. For that reason it seems unlikely that our analysis approach can be extended to such policies.…”
Section: Related Workmentioning
confidence: 95%
“…The presence of timing anomalies [29], [30] can often be traced back to the non-monotonicity of a system's dynamics. In contrast to LRU, other cache replacement policies such as FIFO, NMRU, and PLRU, do not behave monotonically, and have been found to exhibit timing anomalies [31], [32]. For that reason it seems unlikely that our analysis approach can be extended to such policies.…”
Section: Related Workmentioning
confidence: 95%
“…For instance, a PLRU cache may, with a specifically concocted cache access pattern, indefinitely retain some data that was used only once at the beginning of execution and is never accessed again [10], which of course cannot happen with LRU. This results in domino effects: the cache behavior of a loop body may be indefinitely affected by the cache contents before the loop [2]. All of this makes the static analysis of programs over PLRU caches difficult; there are no known precise and fast analyses for this policy and for NMRU.…”
Section: Presentation Of Other Policiesmentioning
confidence: 99%
“…Static analysis tools used to compute bounds on worst-case execution time 1 thus include a static analysis for caches, meant to predict which accesses are always cache hits (data in cache) and which are always misses (data not in cache). 2 For almost all policies (including LRU, FIFO, PLRU and NMRU) found in processors, analysis for exist-hit and exist-miss properties may be performed on each cache set separately, by slicing the program according to the cache set (Figure 1), without loss of precision (the only policy for which this is false is pseudo-round-robin, which we do not consider here) [18]. 3 We shall thus consider in this paper, without loss of generality, that the cache consists of a single cache set.…”
Section: Introductionmentioning
confidence: 99%