Planar trapatt diodes

Liu, S.G.; Duigon, F.

doi:10.1109/iedm.1974.6219633

Cited by 3 publications

(1 citation statement)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…2 Silicon nanocrystal process Nanocrystals for memory storage can be formed in a number of ways, including deposition/self-assembly [12], ion implantation [13], chemical reaction of multi-layers [14], and aerosol or spin-on delivery [15]. A wide range of materials can be used in the nanocrystal formation process, including semiconductors and metals [16,17], making for an active field of research. However, silicon nanocrystals represent the simplest replacement of polysilicon floating gate memory, with ready introduction into a platform CMOS flow, and are utilized in our embedded flash.…”

mentioning

confidence: 99%

Implementation of Si nanocrystals in non-volatile memory devices

Yater¹

2013

Phys. Status Solidi A

View full text Add to dashboard Cite

Growth in the demand for flash non-volatile memory (NVM) has been driven by mass storage applications, as well as mobile and consumer electronics. Embedded flash is utilized in microcontrollers where system speed, security, and customization are important. The challenges of embedded flash memories, usable across a range of products from consumer to automotive, include the ability to store and update data over a wide range of temperature and voltage corners. Nanocrystal memory is of great interest because of its improved reliability due to the localized nature of the charge storage, as well as its process simplicity and ease of integration into the complementary metal-oxide-semiconductor (CMOS) platform. Additionally, scaling of the dielectric thickness allows for reduced operating voltages and module size. Nanocrystal deposition techniques have been developed to produce uniform, controllable films, and device performance is well-behaved. The first commercially available microcontroller family built with silicon nanocrystals as the storage medium is now in production, built on a 90 nm platform and using a split-gate architecture. In this work, device and materials issues related to silicon nanocrystal memory are reviewed, and memory array performance discussed. Finally, scalability of nanocrystal memories is considered, where excellent performance and reliability can be achieved down to the 40 nm technology node and further.

show abstract

mentioning

confidence: 99%