PISA: Power-robust Multiprocessor Design for Space Applications

Simevski, Aleksandar; Schrape, Oliver; Benitoy, Carlos; Krstić, Miloš; Andjelković, Marko

doi:10.1109/iolts50870.2020.9159716

Cited by 15 publications

(11 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The block diagram of the self-adaptive fault tolerant quadcore system is illustrated in Figure 8. The basis of the system is the Waterbear framework controller which enables to select the three main operating modes [4]:  High performance mode: the multiprocessor operates as a common multiprocessor, i.e. each core executes its own task.…”

Section: Comparison Of Particle Detectorsmentioning

confidence: 99%

“…The voting is performed in each cycle by a voter unit which initiates the actions (e.g. interrupt request or reset) when the mismatch between the core outputs is detected [4].…”

Section: Comparison Of Particle Detectorsmentioning

confidence: 99%

Section: Comparison Of Particle Detectorsmentioning

confidence: 99%

“…The multiprocessing platforms have been introduced to overcome the processing limitations caused by the saturation of clock frequency with the technology scaling. In the past few years, the multi-and many-core systems have gained increased interest for space missions due to the increasing demand for the on-board real-time data processing [4]. By coupling the processing cores into various configurations, the trade-off between performance, power consumption and fault tolerance can be maintained dynamically, thus extending the lifetime of the system.…”

Section: Introductionmentioning

confidence: 99%

“…By coupling the processing cores into various configurations, the trade-off between performance, power consumption and fault tolerance can be maintained dynamically, thus extending the lifetime of the system. Depending of the radiation intensity in space and the application requirements, the fault tolerance mechanisms such as supply voltage and frequency scaling, Dual Modular Redundancy (DMR) and Triple Modular Redundancy (TMR) can be implemented [4,5].…”

Section: Introductionmentioning

confidence: 99%

See 4 more Smart Citations

A Review of Particle Detectors for Space-Borne Self-Adaptive Fault-Tolerant Systems

Andjelković

Chen

Simevski

et al. 2020

2020 IEEE East-West Design &Amp; Test Symposium (EWDTS)

Self Cite

View full text Add to dashboard Cite

The soft error rate (SER) of integrated circuits (ICs) operating in space environment may vary by several orders of magnitude due to the variable intensity of radiation exposure. To ensure the radiation hardness without compromising the system performance, it is necessary to implement the dynamic hardening mechanisms which can be activated under the critical radiation exposure. Such operating scenario requires the real-time detection of energetic particles responsible for the soft errors. Although numerous particle detection solutions have been reported, very few works address the on-chip particle detectors suited for the selfadaptive fault tolerant microprocessor systems for space missions. This work reviews the state-of-the-art particle detectors, with emphasis on two solutions for the self-adaptive systems: particle detector based on embedded SRAM and particle detector based on pulse stretching inverters.

show abstract

Section: Comparison Of Particle Detectorsmentioning

confidence: 99%

“…The voting is performed in each cycle by a voter unit which initiates the actions (e.g. interrupt request or reset) when the mismatch between the core outputs is detected [4].…”

Section: Comparison Of Particle Detectorsmentioning

confidence: 99%

Section: Comparison Of Particle Detectorsmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 3 more Smart Citations

A Review of Particle Detectors for Space-Borne Self-Adaptive Fault-Tolerant Systems

Andjelković

Chen

Simevski

et al. 2020

2020 IEEE East-West Design &Amp; Test Symposium (EWDTS)

Self Cite

View full text Add to dashboard Cite

show abstract

FPGA Implementation of a Fault-Tolerant Fused and Branched CNN Accelerator With Reconfigurable Capabilities

Syed,

Zhao,

Chen

et al. 2024

IEEE Access

Self Cite

View full text Add to dashboard Cite

The ImageNet moment was a turning point for Convolutional Neural Networks (CNNs), as it demonstrated their potential to revolutionize computer vision tasks. This triumph of CNNs has motivated solving even more complex problems involving multiple tasks from multiple data modalities. Conventionally, a single CNN accelerator has been optimized to perform just one task or multiple correlated tasks. This study presents a shared-layers approach that leverages the pattern-learning capabilities of CNNs to perform multiple uncorrelated tasks from different modalities using a single hardware accelerator. We overcame the challenge of data imbalance in multi-modal learning by synthetic data generation. We achieved an average classification accuracy above 90% on a single CNN accelerator, which would otherwise require three accelerators. Due to the reliability concerns imposed by transistor shrinking and aging, we extended the shared layers methodology and introduced a fault-tolerant CNN accelerator with reconfigurable capabilities supporting fault-tolerant (FT), high-performance (HP), and de-stress (DS) modes. FT mode provides high reliability against soft errors utilizing double/triple modular redundancy, HP mode offers peak performance of 0.979 TOPs using parallel execution, and DS mode reduces dynamic power consumption by up to 68.6% in clock-gated design and even more using a partial reconfiguration method, contributing to decelerating the aging process of the circuit. We have comprehensively evaluated two different CNN architectures (i.e., fused and branched), for three distinct tasks, in three different operating modes, based on accuracy, quantization, pruning, hardware resource utilization, power, energy, performance, and reliability.

show abstract

Design and Implementation Strategy of Adaptive Processor-Based Systems for Error Resilient and Power-Efficient Operation

Veleski

Hübner

Krstić

et al. 2021

2021 24th International Symposium on Design and Diagnostics of Electronic Circuits &Amp; Systems (DDECS)

View full text Add to dashboard Cite

PISA: Power-robust Multiprocessor Design for Space Applications

Cited by 15 publications

References 11 publications

A Review of Particle Detectors for Space-Borne Self-Adaptive Fault-Tolerant Systems

A Review of Particle Detectors for Space-Borne Self-Adaptive Fault-Tolerant Systems

FPGA Implementation of a Fault-Tolerant Fused and Branched CNN Accelerator With Reconfigurable Capabilities

Design and Implementation Strategy of Adaptive Processor-Based Systems for Error Resilient and Power-Efficient Operation

Contact Info

Product

Resources

About