2011
DOI: 10.1145/2068716.2068722
|View full text |Cite
|
Sign up to set email alerts
|

Performance of partial reconfiguration in FPGA systems

Abstract: Fine-grain reconfigurable devices suffer from the time needed to load the configuration bitstream. Even for small bitstreams in partially reconfigurable FPGAs this time cannot be neglected. In this article we survey the performance of the factors that contribute to the reconfiguration speed. Then, we study an FPGA-based system architecture and with real experiments we produce a cost model of Partial Reconfiguration (PR). This model is introduced to calculate the expected reconfiguration time and throughput. In… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

2
55
0

Year Published

2012
2012
2023
2023

Publication Types

Select...
7
2
1

Relationship

0
10

Authors

Journals

citations
Cited by 109 publications
(57 citation statements)
references
References 24 publications
2
55
0
Order By: Relevance
“…The mode configurations are bit-wise very different and when switching between modes many bits need to be changed in the configuration memory. This leads to long reconfiguration times, making RTR less useful for more dynamic applications [8].…”
Section: Brahim Al Farisi Is Sponsored By Iwt Agency For Innovation mentioning
confidence: 99%
“…The mode configurations are bit-wise very different and when switching between modes many bits need to be changed in the configuration memory. This leads to long reconfiguration times, making RTR less useful for more dynamic applications [8].…”
Section: Brahim Al Farisi Is Sponsored By Iwt Agency For Innovation mentioning
confidence: 99%
“…The Reconfiguration Controller (RC), which oversees this process, is thus a critical component for FPGA fault recovery. A number of investigations have studied general techniques for designing fast, light-weight, and easy-to-use RCs [1]. For space-based FPGA systems in particular, the requirements for resource utilization (area), speed and flexibility should be motivated yet constrained by the desire to reduce the risks of radiation-induced errors to the RC itself.…”
Section: Introductionmentioning
confidence: 99%
“…To switch between the different modules during run-time, the complete reconfigurable region is rewritten with the appropriate configuration. Since a whole area needs to be rewritten, this often leads to very long reconfiguration times [2].…”
Section: Introductionmentioning
confidence: 99%