Performance Measurement of the D-Class Audio Amplifier

Pospisilik, Martin; Kasáček, Jiří; Mikulicova, Michaela; Adámek, Milan

doi:10.2507/29th.daaam.proceedings.038

Cited by 1 publication

(2 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Also, improves the power supply rejection ratio, attenuates non-linearities and non-idealities, the pulse-height errors, and ripples. The transfer function of the compensator is given by (1).…”

Section: Proposed Circuitmentioning

confidence: 99%

“…They are intended for audio signals power amplification, employing various principle of operation compared to traditional amplifiers. Traditional amplifiers (class A, B, and AB) rely on linear mode, adapt the processed signal to the required level and load impedance, class-D amplifiers do same process, depend on pulse width modulation technique [1]. In traditional audio amplifiers, better linearity is obtained but in return, poorer power efficiency, thus their applications are bounded [2]- [4].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A simple architecture for high performance class-D audio amplifier with novel RC network as negative feedback loop

Bellili

Bekhouche

2022

IJEECS

View full text Add to dashboard Cite

<span>In this work, we have designed and simulated a proposed architecture and good performances single-ended class-D audio amplifier (CDA). The proposed circuit is build using pulse-width modulation (PWM). We have proposed a novel RC network as negative feedback loop attached to a second-order integrator to get free of high-frequency carrier ripples and to reach improved output accuracy, thus improved performance and efficiency. This proposed negative feedback loop extremely reduces total harmonic distortion plus noise (THD+N). We have used a passive second-order butterworth output filter. This circuit fulfills a power supply rejection ratio (PSRR) of 75 dB, a THD+N of 0.004%, 3 times less than attained by usual feedback loop. The proposed circuit with quiescent current of 0.02 mA, signal to noise ratio (SNR) of 89 dB, and peak efficiency of 90% is running at 400 kHz switching frequency. The results of simulation demonstrate that this circuit significantly keeps up with the performance of other circuits but taking advantage of its simple architecture.</span>

show abstract

Section: Proposed Circuitmentioning

confidence: 99%