Performance Improvement of GFCAL Circuits

Abstract

In this paper authors have presented a new approach to improve the performance of the glitch free cascadable adiabatic logic (GFCAL) circuit by replacing the triangular power supply with sinusoidal and trapezoidal power supplies (that control the charging and discharging of the capacitive load) and by sizing of transistors. A simulative investigation and performance analysis of proposed approach based 3 bit GFCAL counter, GFCAL JK flip flop and GFCAL 6T-SRAM circuit have also been done. The triangular power supply produces very large delay at the outputs of GFCAL circuits thus it will be very difficult to cascade larger circuits. A solution to provide cascadability is optimization of the delay. In the proposed approach the delay of GFCAL counter for triangular supply has been improved about 40% and 60% whereas for JK flip flop it is 46% and 49% and for 6T SRAM it is 17% and 91% with sinusoidal and trapezoidal power clocks respectively.

Efficient salicylaldimine ligands for a palladium‐catalyzed Suzuki–Miyaura cross‐coupling reaction

“…All the salicylaldimine ligands used in the present work were easily prepared by the condensation of salicyaldehydes with amines according to previous reports . L1 L2 , L3 , L4 , L5 , L6 , L7 , L8 , L9 , and L10 were obtained with yields of 87%, 92%, 97%, 84%, 72%, 92%, 87%, 93%, 75%, and 91%, respectively.…”