Performance Analysis on Low-Power, Low-Offset, High-Speed Comparator for High-Speed ADCA Review

Mehra, Krishan; Sharma, Tripti; Somal, Simran

doi:10.1201/9781003104599-7

Cited by 2 publications

(2 citation statements)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…When, 𝑖 0+ ≫ 𝑖 0− , causes 𝑉 𝐺𝑆 > 𝑉 𝑇𝐻 of M7 and M9, hence the transistors M7 and M9 turned ON, since 𝑉 𝐺𝑆 < 𝑉 𝑇𝐻 of M10 and M8, pushes them in OFF state and it is shown using Equation ( 10), (11), and (12).…”

Section: The Propagation Delay Ismentioning

confidence: 98%

See 1 more Smart Citation

High resolution mutated dynamic precision power gated comparator for 9-bit SAR ADC

Thamaraimanalan¹,

Venkatesan

2022

Preprint

View full text Add to dashboard Cite

Comparator design is a major challenge during the implementation of high resolution SAR ADCs. In this research, a mutated dynamic power gated comparator is designed to achieve the SAR ADC with ultra-low power and enhanced gain. The proposed power gated comparator is designed using 45nm CMOS technology, and it is tested at 3.3V and 5V. High speed and low power are achieved through transistor sizing and power gating techniques. Mismatch of transistors, the offset value is appropriately calculated using the input resistance of the differential amplifier and trans conductance. Also, the offset cancellation and digital calibration techniques are included in the design to enhance the precision, and to improve the performance of ADCs. For the proposed comparator, phase margin, gain, ICMR, power consumption, offset voltage, slew rate, load capacitance, propagation delay, kickback noise, and settling time are compared with the conventional comparator. The proposed design consumes only 4.2mW while operating at 5V and 1.5mW when the input voltage is 3.3V. The effective resolution of the SAR ADC is observed as 8.2 bit with the proposed power gated comparator.

show abstract

Section: The Propagation Delay Ismentioning

confidence: 98%

“…An 11-bit single-ended SAR ADC with an inverter-based comparator for design automation is proposed in [11]. From an analog-to-digital converter, this research presents a low-power single-ended SAR ADC in which the analog active circuit comparator is replaced with a digital circuit based on inverters.…”

Section: Literature Workmentioning

confidence: 99%