2007 IEEE International SOC Conference 2007
DOI: 10.1109/socc.2007.4545443
|View full text |Cite
|
Sign up to set email alerts
|

Performance analysis of IEEE defined LDPC codes under various decoding algorithms and their implementation on a reconfigurable instruction cell architecture

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2010
2010
2010
2010

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 5 publications
0
1
0
Order By: Relevance
“…The near Shannon Limit performance [3] and high degree of parallelizable structure [4] of the code makes it most suitable for implementation in high data rate applications such as WLAN, WiMax, DVB-S2 and optical communication [5]. Hence, analyzing the performance and complexity of LDPC decoders is of paramount interest to communication engineers and researchers [6]. The performance of a LDPC decoder predominantly depends on the complexity of the underlying algorithm.…”
Section: Introductionmentioning
confidence: 99%
“…The near Shannon Limit performance [3] and high degree of parallelizable structure [4] of the code makes it most suitable for implementation in high data rate applications such as WLAN, WiMax, DVB-S2 and optical communication [5]. Hence, analyzing the performance and complexity of LDPC decoders is of paramount interest to communication engineers and researchers [6]. The performance of a LDPC decoder predominantly depends on the complexity of the underlying algorithm.…”
Section: Introductionmentioning
confidence: 99%