Proceedings of the 1st International Forum on Next-Generation Multicore/Manycore Technologies 2008
DOI: 10.1145/1463768.1463777
|View full text |Cite
|
Sign up to set email alerts
|

Performance analysis and visualization tools for cell/B.E. multicore environment

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2009
2009
2014
2014

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(4 citation statements)
references
References 1 publication
0
4
0
Order By: Relevance
“…The above statistics represent the view of program execution from the dynamic timing analysis. It shows that although the CPI of the SPE code dropped from 1.81 to 1.41 after application of compiler optimization flags, the CPI was still high in comparison to most Cell workloads scoring CPIs of 0.7 to 0.9 [9], indicating that further work on improving the performance is required. Another drawback of applying these compiler optimization flags is that the number of dual cycle instructions (issuing two instructions per cycle) decreased in favor of more single cycle instructions.…”
Section: Cell Simulatormentioning
confidence: 99%
“…The above statistics represent the view of program execution from the dynamic timing analysis. It shows that although the CPI of the SPE code dropped from 1.81 to 1.41 after application of compiler optimization flags, the CPI was still high in comparison to most Cell workloads scoring CPIs of 0.7 to 0.9 [9], indicating that further work on improving the performance is required. Another drawback of applying these compiler optimization flags is that the number of dual cycle instructions (issuing two instructions per cycle) decreased in favor of more single cycle instructions.…”
Section: Cell Simulatormentioning
confidence: 99%
“…Hardware counters can be accessed through the Performance Counter Tool, and runtime traces can be generated using the Performance Debugging Tool. Vianney et al [179] give a step-by-step guide to porting serial applications to the CBEA using these tools, which can be accessed directly, or through the Eclipsebased Visual Performance Analyzer. Further, the IBM Full-System Simulator for the CBEA [144] is a cycle accurate simulator, capable of simulating the PPE and SPE cores, the memory hierarchy, and disk and bus traffic.…”
Section: Cell Bea Languagesmentioning
confidence: 99%
“…Unfortunately, accelerator engines are notoriously hard to program due to the complexity of their resource management [19,20]. In particular, building an accelerator-based system requires coordinating multiple Instruction Set Architectures (ISAs), which constitute different compilation targets.…”
Section: Commodity Acceleratorsmentioning
confidence: 99%