Pattern-Based Approach to Current Density Verification

Abstract

Abstract-Methodology of static verification of current density based on layout patterns common in IC designs is proposed. The methodology is based on pre-calculation of current density distribution for common layout patterns. Then using the obtained data to calculate current densities of large circuits by partitioning them to selected patterns. Presented experimental results show the effectiveness of the approach.