applications, power consumption issues have hindered development. An example of such power issues involves the size of pill cameras for colon inspections, which could be smaller and safer if smaller batteries could be used while maintaining adequate battery life (Darrin and Barth 2012). Another example involves the use of Field Programmable Gate Arrays (FPGAs) in aerospace applications, which is hindered by the large size and poor efficiency of FPGAs compared to ASICs (Chen et al. 2010). As a potential solution to these power issues, Nanoelectromechanical (NEM) relays are being investigated as logic components, due to their zero leakage current and steep subthreshold slope (Peschot et al. 2015). In configurations which can effectively leverage NEM relay's near-zero leakage current, integrated CMOS-relay systems show particular promise for reducing power. For example, it has been shown that hybrid CMOS-relay FPGA systems can reduce power by 10× and footprint by 2× compared to CMOS-only FPGA designs (Chen et al. 2010). For these reasons, NEM relays are described as potential "beyond CMOS" devices by the International Technology Roadmap for Semiconductors (ITRS 2011). However, industry adoption of NEM relays has been hindered by poor lifetime, high on-resistance, and CMOS-incompatible fabrication processes. Thus, the development of CMOS-compatible NEM relays with sufficiently low resistance and reliable behavior over many cycles would greatly accelerate their adoption in integrated electronic systems.NEM relays can be fabricated on top of CMOS-based devices if the relay fabrication meets all the criteria for back-end-of-line (BEOL) processing: low temperature deposition (<450 °C), low-stress materials, inclusion of diffusion barrier layers between silicon structures and buried aluminum interconnects to prevent spiking, and release processes that preserve interlayer dielectric layers. Previous Abstract Nanoelectromechanical (NEM) relays show promise in a wide variety of low power applications. NEM relays have near-zero leakage current, in contrast to the relatively high leakage current of nanoscale CMOS transistors, thus enabling hybrid CMOS-NEM relay systems that are more energy efficient. If NEM relays can be fabricated in the back-end-of-line (BEOL) metallization process, they can be added to a CMOS integrated circuit without adding significantly to the die area. In this paper, we demonstrate a CMOS BEOL-compatible fabrication process of NEM relays with protected, buried interconnects. The NEM relay processing steps are at temperatures below 425 °C and all mechanical and chemical processing steps are designed to avoid damage to underlying CMOS transistors. We demonstrate a lateral relay with buried interconnect that switches for more than 1000 cycles with resistances below 300 kΩ in nitrogen at atmospheric pressure.