2011 IEEE 15th International Symposium on Consumer Electronics (ISCE) 2011
DOI: 10.1109/isce.2011.5973879
|View full text |Cite
|
Sign up to set email alerts
|

Partially reconfigurable entropy encoder for multi standards video adaptation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2013
2013
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 8 publications
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…4, constraining some of the reconfigurable resources provided by current Xilinx FPGAs such as CLB, BRAM and DSP blocks. Reconfigurable regions may be either rectangular (the most basic shape that can be defined in Xilinx PlanAhead, see case 1) or L-shaped (designed to optimize resource utilization by the task, also referred to as internal fragmentation) [16]. Reconfigurable regions height must respect clock domains (case 2).…”
Section: Rr Determination Per Taskmentioning
confidence: 99%
“…4, constraining some of the reconfigurable resources provided by current Xilinx FPGAs such as CLB, BRAM and DSP blocks. Reconfigurable regions may be either rectangular (the most basic shape that can be defined in Xilinx PlanAhead, see case 1) or L-shaped (designed to optimize resource utilization by the task, also referred to as internal fragmentation) [16]. Reconfigurable regions height must respect clock domains (case 2).…”
Section: Rr Determination Per Taskmentioning
confidence: 99%