2012
DOI: 10.1109/tcad.2012.2201156
|View full text |Cite
|
Sign up to set email alerts
|

Parallel Transient Simulation of Multiphysics Circuits Using Delay-Based Partitioning

Abstract: A parallel transient simulation technique for multiphysics circuits is presented. The technique develops partitions utilizing the inherent delay present within a circuit and between physical domains. A state-variable-based circuit delay element is presented, which implements the coupling between two spatially or temporally isolated circuit partitions. A parallel delay-based iterative approach for interfacing delay-partitioned subcircuits is applied, which achieves the reasonable accuracy of nonparallel circuit… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2014
2014
2018
2018

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 37 publications
0
2
0
Order By: Relevance
“…Observing the procedure of modeling and discretization, some components, such as transmission lines and control systems, have time delays inside or for connecting to external components, which provide the native characteristics to decouple the network based on propagation delay [40]. For example, in ULM of transmission line, the propagation delay τ in ( 16) is given as…”
Section: A First-level Decomposition (Coarse-grained)mentioning
confidence: 99%
“…Observing the procedure of modeling and discretization, some components, such as transmission lines and control systems, have time delays inside or for connecting to external components, which provide the native characteristics to decouple the network based on propagation delay [40]. For example, in ULM of transmission line, the propagation delay τ in ( 16) is given as…”
Section: A First-level Decomposition (Coarse-grained)mentioning
confidence: 99%
“…Sometimes, parallel execution achieves a superlinear speedup because it partitions and reduces the data chunks, which can be placed in the cache memory, thus reducing the cache misses [24], [25], [26], [27], [28].…”
Section: Superlinear Speedup Regionsmentioning
confidence: 99%