Parallel heterogeneous architectures for efficient OMP compressive sensing reconstruction

Abstract

Compressive Sensing (CS) is a novel scheme, in which a signal that is sparse in a known transform domain can be reconstructed using fewer samples. The signal reconstruction techniques are computationally intensive and have sluggish performance, which make them impractical for real-time processing applications . The paper presents novel architectures for Orthogonal Matching Pursuit algorithm, one of the popular CS reconstruction algorithms. We show the implementation results of proposed architectures on FPGA, ASIC and on a custom many-core platform. For FPGA and ASIC implementation, a novel thresholding method is used to reduce the processing time for the optimization problem by at least 25%. Whereas, for the custom many-core platform, efficient parallelization techniques are applied, to reconstruct signals with variant signal lengths of N and sparsity of m. The algorithm is divided into three kernels. Each kernel is parallelized to reduce execution time, whereas efficient reuse of the matrix operators allows us to reduce area. Matrix operations are efficiently paralellized by taking advantage of blocked algorithms. For demonstration purpose, all architectures reconstruct a 256-length signal with maximum sparsity of 8 using 64 measurements. Implementation on Xilinx Virtex-5 FPGA, requires 27.14 µs to reconstruct the signal using basic OMP. Whereas, with thresholding method it requires 18 µs. ASIC implementation reconstructs the signal in 13 µs. However, our custom many-core, operating at 1.18 GHz, takes 18.28 µs to complete. Our results show that compared to the previous published work of the same algorithm and matrix size, proposed architectures for FPGA and ASIC implementations perform 1.3× and 1.8× respectively faster. Also, the proposed many-core implementation performs 3000× faster than the CPU and 2000× faster than the GPU.

Compressive Sensing-Based IoT Applications: A Review

“…Subsequently, more efforts have been made to implement OMP for real-world signals. Kulkarni et al quantified the performance of OMP implementation on FPGA Vertex-7 for ECG signal [103] and image data [104]. Recently, Quan et al presented an efficient solution for the FPGA implementation of OMP [105].…”