2015
DOI: 10.1002/sdtp.10531
|View full text |Cite
|
Sign up to set email alerts
|

Paper No S12.4: Effect of Plasma Power of Plasma Enhanced Atomic Layer Deposition Process for Gate Insulator Deposition in Top‐Gate Thin‐Film Transistors

Abstract: In this work, plasma enhanced atomic layer deposition process (PEALD) was used for the depositing SiO 2 as the insulating layer with various plasma power. We investigated the effect of plasma power on the TFT performance in top-gate structure.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2017
2017

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 2 publications
0
1
0
Order By: Relevance
“…Nevertheless, relatively few reports on the dielectric properties of SiO 2 grown by PEALD are available in the literature, especially when gate insulators for TFTs are concerned. Most of the former studies focus on PEALD SiO 2 films synthesized at high growth temperature (>250 °C) , or using different plasma powers . Although some oxide TFTs based on PEALD SiO 2 dielectrics were reported to exhibit superior mobility [∼40 cm 2 /(V s)], these reports did not further investigate the reasons for the high device performance or the possibility to achieve suitable gate insulators at temperatures lower than 200 °C.…”
Section: Introductionmentioning
confidence: 99%
“…Nevertheless, relatively few reports on the dielectric properties of SiO 2 grown by PEALD are available in the literature, especially when gate insulators for TFTs are concerned. Most of the former studies focus on PEALD SiO 2 films synthesized at high growth temperature (>250 °C) , or using different plasma powers . Although some oxide TFTs based on PEALD SiO 2 dielectrics were reported to exhibit superior mobility [∼40 cm 2 /(V s)], these reports did not further investigate the reasons for the high device performance or the possibility to achieve suitable gate insulators at temperatures lower than 200 °C.…”
Section: Introductionmentioning
confidence: 99%