Panoramic display technology based on OLED micro-display and anamorphic eyepiece

Jun-da, 郭俊达 Guo; Weiqi, 金伟其 Jin; Xiong, 顿雄 Dun; Su, 裘溯 Qiu; Li, 李力 Li

doi:10.3788/co.20181104.0684

Cited by 2 publications

(1 citation statement)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The real video signal voltage is the difference between the reference level and the video level. Under full exposure, the maximum output video saturation voltage of CCD485 is 1V,which meets the performance index [28,29]. Figure 14 presents a row of pixels of the output signal of the CCD.…”

Section: Ccd Driving Sequence Testmentioning

confidence: 95%

A general design method for full-frame area array CCD driving sequence generator based on sequence subdivision and finite state machine

Ren

2019

J. Inst.

View full text Add to dashboard Cite

To provide a general design method for a CCD timing drive, a simple CCD driving circuit design is presented. First, the internal structure and working mode of area array CCD485 are introduced, and its basic driving circuit design is given. Then, through the analysis of the driving sequence diagram of area array CCD485, the normal operation of a full-frame large-area array CCD is analyzed. A design method for a universal full-frame array CCD driving timing generator based on time sequence subdivision and a finite state machine is proposed. By grouping the driving timing of the CCD, each group of timing waveforms is divided into several basic output states. In this manner, the driving sequence needed in each working stage of the CCD can be obtained by combining the basic states, which are described by a Moore finite state machine, and the timing driver is modularized. A timing generator supporting the normal operation of a full-frame area array CCD is designed. The specific design of each module for generating the timing is given. The design process of the generator is simple. Finally, a CCD driving timing generator is designed by using Xilinx's Virtex-II Pro series FPGA-XC2VP20 and Xilinx's ISE software platform, and the waveform is simulated and analyzed. The output signal fully meets the driving timing requirements of the 485 chip, which proves the validity of the design method. K: Data processing methods; Detector modelling and simulations II (electric fields, charge transport, multiplication and induction, pulse formation, electron emission, etc); Timing detectors 1Corresponding author.

show abstract

Section: Ccd Driving Sequence Testmentioning

confidence: 95%

A general design method for full-frame area array CCD driving sequence generator based on sequence subdivision and finite state machine

Ren

2019

J. Inst.

View full text Add to dashboard Cite

show abstract

Driving circuitry of a full-frame area array charge-coupled device (CCD) supporting multiple output modes and electronic image motion compensation

Ren

2020

Instrumentation Science & Technology

View full text Add to dashboard Cite

Panoramic display technology based on OLED micro-display and anamorphic eyepiece

Cited by 2 publications

References 0 publications

A general design method for full-frame area array CCD driving sequence generator based on sequence subdivision and finite state machine

A general design method for full-frame area array CCD driving sequence generator based on sequence subdivision and finite state machine

Driving circuitry of a full-frame area array charge-coupled device (CCD) supporting multiple output modes and electronic image motion compensation

Contact Info

Product

Resources

About