Proceedings of the 23rd International Conference on Parallel Architectures and Compilation 2014
DOI: 10.1145/2628071.2628121
|View full text |Cite
|
Sign up to set email alerts
|

Optimizing stencil code via locality of computation

Abstract: Stencil computation is a performance critical kernel used in scientific and engineering applications. We define a term of locality of computation to guide stencil optimization by either architecture or compiler. Being analogous to locality of reference, computational behavior is also classified into spatial locality and temporal locality. This paper develops equivalent computation elimination (ECE) approach in multi-level loop for exploiting temporal locality of computation. The strength of ECE lies on an inte… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2015
2015
2019
2019

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 9 publications
references
References 6 publications
(5 reference statements)
0
0
0
Order By: Relevance