2022
DOI: 10.3390/math10071150
|View full text |Cite
|
Sign up to set email alerts
|

Optimized Power Supply Rejection Ratio Modeling Technique for Simulation of Automotive Low-Dropout Linear Voltage Regulators

Abstract: In the automotive domain, the vast majority of testing is performed through simulations, which can validate a system design before the actual implementation and can emphasize eventual faults in the design process. Hence, the simulation is of utmost importance. Behavioral models are necessary for the creation of each electronic device desired in the system, and some of the components have very complex behavior: low-dropout linear voltage regulators (LDOs), gate drivers, and switching regulators. In the automoti… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 16 publications
0
1
0
Order By: Relevance
“…The readout circuit is designed with six single-supply cross-coupled operational amplifiers (CCOPAs) [24], which can be assembled in various forms according to the PCB layout, such as feedback readout circuits, instrumentation amplifiers, and voltage feedback mode circuits, etc. We conducted power supply rejection ratio (PSRR) simulations to evaluate the ability of the LDO circuit to suppress power supply voltage variations and minimize their impact on the output voltage [38], [39]. Two scenarios were considered: one without any external load current and another with a constant load current of 50 mA, representing different operating conditions.…”
Section: Chip Design Of the Power Management Readout Circuitmentioning
confidence: 99%
“…The readout circuit is designed with six single-supply cross-coupled operational amplifiers (CCOPAs) [24], which can be assembled in various forms according to the PCB layout, such as feedback readout circuits, instrumentation amplifiers, and voltage feedback mode circuits, etc. We conducted power supply rejection ratio (PSRR) simulations to evaluate the ability of the LDO circuit to suppress power supply voltage variations and minimize their impact on the output voltage [38], [39]. Two scenarios were considered: one without any external load current and another with a constant load current of 50 mA, representing different operating conditions.…”
Section: Chip Design Of the Power Management Readout Circuitmentioning
confidence: 99%