Optimized CMOS RF-DC converters for remote wireless powering of RFID applications

Scorcioni, S.; Larcher, Luca; Bertacchini, Alessandro

doi:10.1109/rfid.2012.6193055

Cited by 31 publications

(24 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…Optimization of device's size, eg, the gate width‐to‐length ratio ( W / L ) to minimize the threshold voltage, series resistance, and leakage current. Furthermore, ( W × L ) should be kept small to achieve a small parasitic capacitance Layout modifications to reduce parasitic capacitance and chip area …”

Section: Ultrasmall Antenna To Be Combined With the Rectifiermentioning

confidence: 99%

“…The first thing to consider regarding the rectifier performance is the device characteristic as a diode . In this work, we consider the MOSFETs based on UMC130 technology.…”

Section: Ultrasmall Antenna To Be Combined With the Rectifiermentioning

confidence: 99%

“…State‐of‐the‐art CMOS rectifiers for 915 MHz RFID show an output load range from 10 kΩ to 5.45 MΩ. The DC output power ranges from 0.2 to 50 μW whereas the reference voltage are between 0.53 and 2.75 V . For 5.8 GHz, only the work of Radiom et al can be referred to with an output load of 5.45 MΩ.…”

Section: Ultrasmall Antenna To Be Combined With the Rectifiermentioning

confidence: 99%

“…The first thing to consider regarding the rectifier performance is the device characteristic as a diode. 28,29,31,33,44 In this work, we consider the MOSFETs based on UMC130 technology. Three types of MOSFETs are considered, namely NMOS, NMOS-DNW (deep N-well), and PMOS.…”

Section: A Device Characterization For Rf Rectifier Designmentioning

confidence: 99%

See 3 more Smart Citations

CMOS rectifier design for RFID chip with high sensitivity at low input power to be combined with an ultrasmall antenna

Jantarachote

Tontisirin²,

Akkaraekthalin

et al. 2019

Int J Numerical Modelling

View full text Add to dashboard Cite

This paper presents CMOS radio frequency (RF) rectifier circuit design for radio frequency identification (RFID) tag with integrated on‐chip antenna. The proposed design focuses on high sensitivity and high efficiency at low input power. The rectifier circuit was designed using Advanced Design System (ADS) software tool with the UMC130 process as a single‐ended rectifier structure in different topologies where sensitivity and efficiency enhancement techniques are applied. This work presents the performance of the proposed CMOS RF rectifier circuit in comparison with previously published works for 915 MHz and 5.8 GHz operating frequencies. For the 915 MHz band, the highest sensitivity of −19.8 dBm is provided by the adaptive threshold voltage compensation circuit with a power conversion efficiency of 9.843%. The 5.8 GHz band uses the adaptive threshold voltage compensation and dynamic bulk bias techniques providing the highest sensitivity of −16.8 dBm. Compared with other works in the literature, the proposed circuits offer greater sensitivity and can easily be matched with ultrasmall on‐chip antennas because of appropriate values of the input impedance.

show abstract

Section: Ultrasmall Antenna To Be Combined With the Rectifiermentioning

confidence: 99%

“…The first thing to consider regarding the rectifier performance is the device characteristic as a diode . In this work, we consider the MOSFETs based on UMC130 technology.…”

Section: Ultrasmall Antenna To Be Combined With the Rectifiermentioning

confidence: 99%

Section: Ultrasmall Antenna To Be Combined With the Rectifiermentioning

confidence: 99%

Section: A Device Characterization For Rf Rectifier Designmentioning

confidence: 99%

See 2 more Smart Citations

CMOS rectifier design for RFID chip with high sensitivity at low input power to be combined with an ultrasmall antenna

Jantarachote

Tontisirin²,

Akkaraekthalin

et al. 2019

Int J Numerical Modelling

View full text Add to dashboard Cite

show abstract

“…In other works, the sensitivity was reduced or the complexity was increased to achieve higher efficiency. For example, in [8], an energy harvester with a peak efficiency of 45% but a reduced sensitivity of -14 dBm was designed at a frequency of 928 M Hz. This design has an efficiency above 30% when the input power is between 0.1 mW and 1.3 mW .…”

Section: A Low Input Powermentioning

confidence: 99%