2016 27th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC) 2016
DOI: 10.1109/asmc.2016.7491168
|View full text |Cite
|
Sign up to set email alerts
|

Optimization of wet clean and its impact on sub-50 nm pitch BEOL yield

Abstract: In advanced technology nodes, the BEOL requires advanced patterning techniques such as triple pattering (LELELE) and side wall image transfer techniques to form metal and via structures with pitches below 50nm. This scenario has imposed increased demands on many of the semiconductor processes involved in the fabrication of integrated circuits. One such process is the wet clean process. In this paper, a direct correlation between clean chemistry and metal/via electrical yield is shown in M1 module of 10 nm tech… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 2 publications
(4 reference statements)
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?