2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) 2017
DOI: 10.1109/vlsi-dat.2017.7939676
|View full text |Cite
|
Sign up to set email alerts
|

Optimization for application-specific packet-based on-chip interconnects using a cycle-accurate model

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 7 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?