2019 IEEE Global Communications Conference (GLOBECOM) 2019
DOI: 10.1109/globecom38437.2019.9013465
|View full text |Cite
|
Sign up to set email alerts
|

On the Optimal Refresh Power Allocation for Energy-Efficient Memories

Abstract: Refresh is an important operation to prevent loss of data in dynamic random-access memory (DRAM). However, frequent refresh operations incur considerable power consumption and degrade system performance. Refresh power cost is especially significant in high-capacity memory devices and battery-powered edge/mobile applications. In this paper, we propose a principled approach to optimizing the refresh power allocation. Given a model for the bit error rate dependence on power, we formulate a convex optimization pro… Show more

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
7
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
3
3

Relationship

2
4

Authors

Journals

citations
Cited by 6 publications
(7 citation statements)
references
References 31 publications
0
7
0
Order By: Relevance
“…In these applications, the impact of bit errors depends on the bit position, i.e., most significant bits (MSBs) are more important than least significant bits (LSBs) [12], [13]. This differential importance has been leveraged to effectively optimize energy in major memory technologies such as SRAMs [14]- [16] and DRAMs [17], [18]. These works attempt to minimize the mean squared error (MSE) since the MSE is a more meaningful fidelity metric than the write-failure probability (or bit error rate) in error tolerant applications.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…In these applications, the impact of bit errors depends on the bit position, i.e., most significant bits (MSBs) are more important than least significant bits (LSBs) [12], [13]. This differential importance has been leveraged to effectively optimize energy in major memory technologies such as SRAMs [14]- [16] and DRAMs [17], [18]. These works attempt to minimize the mean squared error (MSE) since the MSE is a more meaningful fidelity metric than the write-failure probability (or bit error rate) in error tolerant applications.…”
Section: Introductionmentioning
confidence: 99%
“…Prior optimization studies on voltage swings of SRAMs [16] and refresh operations of DRAMs [18] are similar in spirit, viz. minimizing the MSE for given resource constraints.…”
Section: Introductionmentioning
confidence: 99%
“…This differential importance has been leveraged to effectively optimize energy Y. Kim, Y. Jeon, and C. Guyot are with Western Digital Research, Milpitas, CA 95035 USA (e-mail: {yongjune.kim, yoocharn.jeon, cyril.guyot}@wdc.com). Y. Cassuto is with the Viterbi Department of Electrical Engineering, Technion -Israel Institute of Technology, Haifa, Israel, (e-mail: ycassuto@ee.technion.ac.il) in major memory technologies such as SRAMs [13]- [16] and DRAMs [17], [18].…”
Section: Introductionmentioning
confidence: 99%
“…Prior optimization studies on voltage swing of SRAMs [15], [16] and refresh operations of DRAMs [18] are similar in spirit, viz. minimizing the MSE for given resource constraints.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation