On Computing Transitive-Closure Equivalence Sets Using a Hybrid GA-DP Approach

Lam, K.P.; Mak, Sui-Tung

doi:10.1007/3-540-46117-5_96

Cited by 3 publications

(1 citation statement)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…3 They can also be used in applications which involve highspeed broadband networks, 4 high-speed inline processing, image recognition, and the area of genome analysis. 5 The top-level architecture of a Silicon Germanium (SiGe) FPGA is shown in Fig. 1(a).…”

Section: Introductionmentioning

confidence: 99%

MULTI-GHzSiGe BiCMOS FPGAs WITH NEW ARCHITECTURE AND NOVEL POWER MANAGEMENT TECHNIQUES

Zhou

Guo

You

et al. 2005

J CIRCUIT SYST COMP

View full text Add to dashboard Cite

The availability of Silicon Germanium (SiGe) Heterojunction Bipolar Transistor (HBT) devices has opened a door for GHz Field Programmable Gate Arrays (FPGAs).1,2 The integration of high-speed SiGe HBTs and low-power CMOS gives a significant speed advantage to SiGe FPGAs over CMOS FPGAs. In the past, high static power consumption discouraged the pursuit of bipolar FPGAs from being scaled up significantly. This paper details new ideas to reduce power in designing high-speed SiGe BiCMOS FPGAs. The paper explains new methods to reduce circuitry and utilize a novel power management scheme to achieve a flexible trade-off between power consumption and circuit speed. In addition, new decoding logic is developed with shared address and data lines. A SiGe FPGA test chip based on the Xilinx 6200 architecture has been fabricated for demonstration.

show abstract

Section: Introductionmentioning

confidence: 99%

MULTI-GHzSiGe BiCMOS FPGAs WITH NEW ARCHITECTURE AND NOVEL POWER MANAGEMENT TECHNIQUES

Zhou

Guo

You

et al. 2005

J CIRCUIT SYST COMP

View full text Add to dashboard Cite

show abstract

Improved Ward Equivalent Modeling Method for Interconnected Power Grids Based on Sensitivity Matrix

Zhang

Xie

et al. 2023

2023 6th International Conference on Electronics Technology (ICET)

View full text Add to dashboard Cite

Equivalence-Set Genes Partitioning Using an Evolutionary-DP Approach

Mak

Lam

2005

IEEE Trans.on Nanobioscience

View full text Add to dashboard Cite

Computation of transitive-closure equivalence sets has recently emerged as an important step for building static and dynamic models of gene network from DNA sequences. We present an evolutionary-DP approach in which dynamic programming (DP) is embedded into a genetic algorithm (GA) for fitness function evaluation of small equivalence sets (with m genes) within a large-scale genetic network of n genes, where n > m. This approach reduces a computation-intensive optimal problem of high dimension into a heuristic search problem on nCm candidates. The DP computation of transitive closure forms the basic fitness evaluation for selecting candidate chromosomes generated by GA operators. By introducing bounded mutation and conditioned crossover operators to constrain the feasible solution domain, small transitive-closure equivalence sets for large genetic networks can be found with much reduced computational effort. Empirical results have successfully demonstrated the feasibility of our GA-DP approach for offering highly efficient solutions to large scale equivalence gene-set partitioning problem. We also describe dedicated GA-DP hardware using field programmable gate arrays (FPGAs), in which significant speedup could be obtained over software implementation.

show abstract

On Computing Transitive-Closure Equivalence Sets Using a Hybrid GA-DP Approach

Cited by 3 publications

References 5 publications

MULTI-GHzSiGe BiCMOS FPGAs WITH NEW ARCHITECTURE AND NOVEL POWER MANAGEMENT TECHNIQUES

MULTI-GHzSiGe BiCMOS FPGAs WITH NEW ARCHITECTURE AND NOVEL POWER MANAGEMENT TECHNIQUES

Improved Ward Equivalent Modeling Method for Interconnected Power Grids Based on Sensitivity Matrix

Equivalence-Set Genes Partitioning Using an Evolutionary-DP Approach

Contact Info

Product

Resources

About