2012
DOI: 10.1109/tnano.2011.2169983
|View full text |Cite
|
Sign up to set email alerts
|

On-Chip Clocking of Nanomagnet Logic Lines and Gates

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
40
0

Year Published

2012
2012
2016
2016

Publication Types

Select...
6
1
1

Relationship

1
7

Authors

Journals

citations
Cited by 52 publications
(41 citation statements)
references
References 35 publications
0
40
0
Order By: Relevance
“…1d and Supplementary Fig. 1 ) terminates each chain to stabilize the final nanomagnet after successful signal propagation 8 ( Supplementary Note 1 ). Static magnetic contrast images taken after triggering a single clock pulse are detected by X-ray magnetic circular dichroism (XMCD) 29 (see Methods section), which is sensitive to the proportion of the magnetization vector parallel to the propagation direction of the incident X-rays (along as shown in Fig.…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…1d and Supplementary Fig. 1 ) terminates each chain to stabilize the final nanomagnet after successful signal propagation 8 ( Supplementary Note 1 ). Static magnetic contrast images taken after triggering a single clock pulse are detected by X-ray magnetic circular dichroism (XMCD) 29 (see Methods section), which is sensitive to the proportion of the magnetization vector parallel to the propagation direction of the incident X-rays (along as shown in Fig.…”
Section: Resultsmentioning
confidence: 99%
“…To perform multiple, successive logic operations, the entire NML architecture (chains and majority logic gates) must be reinitialized after each operation. This resetting process is known as clocking, and in this work we use pulsed nanosecond on-chip magnetic fields 8 to drive the magnetization of all nanomagnets in a chain to saturation along their magnetic hard axes. This places each magnet in an energetically unstable (null) state that, upon removal of the clock field, becomes coupled to a nearest-neighbour magnet by the dipolar fields.…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…1c). [12] proposed CMOS compatible clocks that have been (i) fabricated [13], (ii) used to switch the state of individual magnetic islands [13], and (iii) used to re-evaluate line and gate structures with new inputs [14]. Looking to larger systems, parallel ensembles of magnets over a given wire (Fig.…”
Section: Field-driven Clockingmentioning
confidence: 99%
“…With clock overheads, projections indicate that iNML circuits could be more energy efficient than low-power CMOS equivalents without performance losses [1]. Copper wires clad with ferromagnetic material on the sides and bottom, have been fabricated and used to re-evaluate line and gate ensembles [2]. Fig.…”
Section: Introductionmentioning
confidence: 99%