The platform will undergo maintenance on Sep 14 at about 7:45 AM EST and will be unavailable for approximately 2 hours.
2018
DOI: 10.1007/978-981-10-7329-8_59
|View full text |Cite
|
Sign up to set email alerts
|

Octagonal Shaped Frequency Reconfigurable Antenna for Wi-Fi and Wi-MAX Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2019
2019
2020
2020

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 11 publications
0
3
0
Order By: Relevance
“…Almost for two and half decades, Xilinx has been , at the cutting edge of the programmable logic revolution, with the innovation and proceeded with relocation of FPGA stage innovation. The Xilinx Integrated Software Environment (ISE) is a ground breaking [12], and complex arrangement of devices. The reason for this guide is to enable new clients to get standard utilizing ISE to compile their structures.…”
Section: Resultsmentioning
confidence: 99%
“…Almost for two and half decades, Xilinx has been , at the cutting edge of the programmable logic revolution, with the innovation and proceeded with relocation of FPGA stage innovation. The Xilinx Integrated Software Environment (ISE) is a ground breaking [12], and complex arrangement of devices. The reason for this guide is to enable new clients to get standard utilizing ISE to compile their structures.…”
Section: Resultsmentioning
confidence: 99%
“…After the choice is made, one of the switches of M3 and M4 could be became off to store strength intake. The simulation results show the power consumption has been reduced obviously [12] [14]. Besides, the power shows a little effect of V CM .…”
Section: Fig3 Elzakker's Comparatormentioning
confidence: 99%
“…An efficient fault tolerant design can perform this two stage process with minimal impact on the performance of the adder in terms of speed, power, and area.This paper will analyse the implementation of sensitivity to errors in adders using a parallel-prefix scheme to measure the carrying signals quickly.The standard method of Triple Mode Redundancy (TMR) applied to the Han-Carlson Adder will be used as the reference design.In the concept is to add anHan-Carlson (HC) stage that calculates even bits for faulty adders from odd bits (or vice versa). [8][9][10][11] Faults are therefore accepted at the cost of overhead area / delay. Often proposed were triple integrated recovery methods for the identification and correction of errors at the overhead cost-large area.The paper analyses the effect on the Han-Carlson Adder of faults.…”
Section: Introductionmentioning
confidence: 99%