2020
DOI: 10.12694/scpe.v21i2.1690
|View full text |Cite
|
Sign up to set email alerts
|

Novel Metric for Load Balance and Congestion Reducing in Network on-Chip

Abstract: The Network-on-Chip (NoC) is an alternative pattern that is considered as an emerging technology for distributed embedded systems. The traditional use of multi-cores in computing increase the calculation performance; but affect the network communication causing congestion on nodes which therefore decrease the global performance of the NoC. To alleviate this problematic phenomenon, several strategies were implemented, to reduce or prevent the occurrence of congestion, such as network status… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 24 publications
(27 reference statements)
0
0
0
Order By: Relevance