New cascaded multilevel inverter topology with minimum number of switches

Babaei, Ebrahim; Hosseini, Seyed Hossein

doi:10.1016/j.enconman.2009.06.032

Cited by 435 publications

(330 citation statements)

References 15 publications

Supporting

Mentioning

330

Contrasting

Order By: Relevance

“…However, the symmetric topologies can produce a lower number of voltage levels in comparison with the asymmetric topologies. To have the same condition, the proposed topology in the symmetric mode P 1 is compared with the symmetric MLI topologies presented in [3], [5]- [6], [8], [13]- [14], [17]- [19], [22], [24] and with the symmetrical CHB [31]. The asymmetrical operation of the proposed multilevel inverter P 2 is also compared along with the asymmetrical operation of the topology in [22] represented as 'A' in Fig 4 (a)-(e).…”

Section: Comparative Analysismentioning

confidence: 99%

“…Bi-directional switches are used in a series connected sub-multilevel inverter to synthesize various voltage levels [17]. The gate drives requirement for each bidirectional switch are the same as a unidirectional switch at the cost of doubling the number of IGBTs / MOSFETs.…”

Section: Introductionmentioning

confidence: 99%

“…In Type II topologies, the inverter has only switches [17]- [22] or switches and diodes [23]- [25] in its level selection part. Bi-directional switches are used in a series connected sub-multilevel inverter to synthesize various voltage levels [17].…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

A Modified Switched-Diode Topology for Cascaded Multilevel Inverters

Karasani¹,

Borghate²,

Meshram³

et al. 2016

Journal of Power Electronics

View full text Add to dashboard Cite

In this paper, a single phase modified switched-diode topology for both symmetrical and asymmetrical cascaded multilevel inverters is presented. It consists of a Modified Switched-Diode Unit (MSDU) and a Twin Source Two Switch Unit (TSTSU) to produce distinct positive voltage levels according to the operating modes. An additional H-bridge synthesizes a voltage waveform, where the voltage levels of either polarity have less Total Harmonic Distortion (THD). Higher-level inverters can be built by cascading MSDUs. A comparative analysis is done with other topologies. The proposed topology results in reductions in the number of power switches, losses, installation area, voltage stress and converter cost. The Nearest Level Control (NLC) technique is employed to generate the gating signals for the power switches. To verify the performance of the proposed structure, simulation results are carried out by a PSIM under both steady state and dynamic conditions. Experimental results are presented to validate the simulation results.

show abstract

Section: Comparative Analysismentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A Modified Switched-Diode Topology for Cascaded Multilevel Inverters

Karasani¹,

Borghate²,

Meshram³

et al. 2016

Journal of Power Electronics

View full text Add to dashboard Cite

show abstract

“…The main disadvantage associated with the multilevel configurations is their circuit complexity, requiring a high number of components, semiconductor switches, driver circuits and DC voltage sources. Recently, several multilevel converter topologies have been developed [13][14][15][16][17][18][19][20]. Novel topologies of cascaded multilevel inverters using a reduced number of switches and gate driver circuits are presented in [13][14][15][16].…”

Section: Introductionmentioning

confidence: 99%

“…The main disadvantage of this topology is requiring multiple DC sources and bidirectional switches. In [15,16] novel configuration of cascaded multilevel inverters have been proposed. The suggested topologies need fewer switches and gate driver circuits but they require multiple DC sources and some switches of suggested topologies have high peak inverse voltage (PIV).…”

Section: Introductionmentioning

confidence: 99%

A New Family of Cascaded Transformer Six Switches Sub-Multilevel Inverter with Several Advantages

Banaei¹,

Salary²

2013

Journal of Electrical Engineering and Technology

View full text Add to dashboard Cite

Abstract-This paper presents a novel topology for cascaded transformer sub-multilevel converter.Eachsub-multilevel converter consists of two DC voltage sources with six switches to achieve fivelevel voltage. The proposed topology results in reduction of DC voltage sources and switches number. Single phase low frequency transformers are used in proposed topology and voltage transformation and galvanic isolation between load and sources are given by transformers. This topology can operate as symmetric or asymmetric converter but in this paper we have focused on symmetric state. The operation and performance of the suggested multilevel converter has been verified by the simulation results of a single-phase nine-level multilevel converter using MATLAB/SIMULINK.

show abstract

A modified circuit for symmetric and asymmetric multilevel inverter with reduced components count

Thakre

Mohanty

Chatterjee

et al. 2019

Int Trans Electr Energ Syst

View full text Add to dashboard Cite

Summary This article investigates a modified circuit for multilevel converter based on cascaded basic units. The proposed circuit can be operated in both symmetrical and asymmetrical source configuration. The magnitudes of two dc source in basic units can be adopted for symmetrical and asymmetrical configuration. In the symmetrical configuration, the magnitude of the dc voltage source is identical for each unit. On the other hand, the values of the dc voltage source for basic units are unequal in asymmetrical configuration. In order to generate a large number of voltage levels with less number of components, several methods are suggested for determining the magnitude of dc voltage source. Comparison analysis proves that the suggested circuit needs less number of components, reduces power loss, and improves the efficiency of the inverter. Moreover, the standing voltage across the switches is acceptable compared with contemporary topologies. Simulation and experimental results for 15‐, 17‐, 23‐, and 31‐level inverters are analysed to validate the performance of investigated topology.

show abstract

New cascaded multilevel inverter topology with minimum number of switches

Cited by 435 publications

References 15 publications

A Modified Switched-Diode Topology for Cascaded Multilevel Inverters

A Modified Switched-Diode Topology for Cascaded Multilevel Inverters

A New Family of Cascaded Transformer Six Switches Sub-Multilevel Inverter with Several Advantages

A modified circuit for symmetric and asymmetric multilevel inverter with reduced components count

Contact Info

Product

Resources

About