Network on Chip Architecture for Multi-Agent Systems in FPGA

Gerlein, Eduardo A.; McGinnity, T.M.; Belatreche, Ammar; Coleman, Sonya

doi:10.1145/3121112

Cited by 3 publications

(3 citation statements)

References 26 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The implemented system presents a point-to-point interconnection architecture, where successive stages in the algorithm are cascaded using a hand-shake protocol. A consistent interface was selected throughout the design, based on the model presented in [33], which allows data and events to be communicated between modules. The interface model implements the industrial communications standard called open core protocol [34] (OCP).…”

Section: Interfaces and General Architecture Of Hardware Modulesmentioning

confidence: 99%

Embbedded System-on-Chip 3D Localization and Mapping—eSoC-SLAM

Gerlein

Díaz-Guevara

Carrillo³

et al. 2021

Electronics

Self Cite

View full text Add to dashboard Cite

This paper discusses a novel embedded system-on-chip 3D localization and mapping (eSoC-LAM) implementation, that followed a co-design approach with the primary aim of being deployed in a small system on a programmable chip (SoPC), the Intel’s (a.k.a Altera) Cyclone V 5CSEMA5F31C6N, available in the Terasic’s board DE1-SoC. This computer board incorporates an 800 MHz Dual-core ARM Cortex-A9 and a Cyclone V FPGA with 85k programmable logic elements and 4450 Kbits of embedded memory running at 50 MHz. We report experiments of the eSoC-LAM implementation using a Robosense’s 3D LiDAR RS-16 sensor in a Robotis’ TurtleBot2 differential robot, both controlled by a Terasic’s board DE1-SoC. This paper presents a comprehensive description of the designed architecture, design constraints, resource optimization, HPS-FPGA exchange of information, and co-design results. The eSoC-LAM implementation reached an average speed-up of 6.5× when compared with a version of the algorithm running in a the hard processor system of the Cyclone V device, and a performance of nearly 32 fps, while keeping high map accuracy.

show abstract

Section: Interfaces and General Architecture Of Hardware Modulesmentioning

confidence: 99%

Embbedded System-on-Chip 3D Localization and Mapping—eSoC-SLAM

Gerlein

Díaz-Guevara

Carrillo³

et al. 2021

Electronics

Self Cite

View full text Add to dashboard Cite

show abstract

“…Traditional bus communication usually follows the master-slave model. This model is typically inefficient for agent-based systems since the simulation in each time step involves a large number of transactions [15]. The second problem is the limited scalability with resources.…”

Section: B Accelerated Simulation For Abmsmentioning

confidence: 99%

Accelerating Simulation for Agent-based Epidemic Models using FPGAs

Guo

Luk

Weston

2020

2020 IEEE/ACS 17th International Conference on Computer Systems and Applications (AICCSA)

View full text Add to dashboard Cite

Agent-based models (ABMs) play a critical role in the containment and mitigation of epidemics. An ABM for epidemics involves a population of agents that represent healthy and infected individuals. Users can simulate the interactions of the agents to analyse spreading patterns, make predictions and conduct what-if tests. A major drawback that limits the application of ABMs is the long simulation time for large populations. This paper proposes new techniques to speed up ABMbased simulation. Specifically, we present an agent-based model for epidemic spreading that enables effective acceleration using reconfigurable hardware. The key idea is to compute the infection probability in a novel way so that the amount of on-chip memory usage is independent of the population size. Also, we propose a parameter pre-computation algorithm, a parallel simulation algorithm and an efficient collaboration method between the host computer and the accelerator. We simulate the proposed model on an Intel Arria 10 FPGA and compare it with a software reference that simulates a conventional ABM on an Intel Core i5-9400F CPU with six cores. The two systems produce similar results, but the FPGA-based system achieves 14 times speedup compared to the software reference.

show abstract

“…In 1947, IBM proposed the world's first network architecture, called system network architecture (SNA) [1][2][3][4][5]. Since then, many companies have proposed their own network architecture [6][7][8][9][10].…”

Section: Introductionmentioning

confidence: 99%

The Discussion about Mechanism of Data Transmission in the OSI Model

Zhao¹,

Bai²,

Zhang³

et al. 2018

Proceedings of the 2018 International Conference on Transportation &Amp; Logistics, Information &Amp; Communication, Smart City

View full text Add to dashboard Cite

An important milestone in network development is ISO's (International Standardization Organization) definition of the OSI (Open System Interconnection) seven-layer network model. The OSI reference model is a logical definition, that is specification, it logically divides the network into seven layers. Each layer has related and corresponding physical devices, such as routers, switches, etc. It not only becomes the basis for the evaluation and analysis of various network technologies before and after, but also becomes the reference model of network protocol design and unification. Therefore, it is of great significance to explore the data transmission mechanism of the OSI model.

show abstract

Network on Chip Architecture for Multi-Agent Systems in FPGA

Cited by 3 publications

References 26 publications

Embbedded System-on-Chip 3D Localization and Mapping—eSoC-SLAM

Embbedded System-on-Chip 3D Localization and Mapping—eSoC-SLAM

Accelerating Simulation for Agent-based Epidemic Models using FPGAs

The Discussion about Mechanism of Data Transmission in the OSI Model

Contact Info

Product

Resources

About