Multiobjective design of embedded processors on FPGA platforms

Ghali, K.; Hammami, Omar; Hermann, I.

doi:10.1109/icdcsw.2004.1284135

Cited by 6 publications

(1 citation statement)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Unfortunately, embedded memories are scarce resources for which processors' instruction and data cache memories as well as bus and network on chip FIFO based interfaces will compete. This competition is dominated by the absolute requirement of efficiency in performance, area and energy consumption [13] In this paper we address this multi-objective optimization problem [8] restricted to performance and area through the combination of an efficient design space exploration (DSE) technique coupled with direct execution on an FPGA board [12]. The direct execution removes the prohibitive simulation time associated with the evaluation of embedded multiprocessor systems.…”

Section: Introductionmentioning

confidence: 99%

System-Level Design Methodology with Direct Execution For Multiprocessors on SoPC

Mouhoub

Hammami

7th International Symposium on Quality Electronic Design (ISQED'06)

Self Cite

View full text Add to dashboard Cite

Contrary to ASIC design where resources can be tuned with respect to the need of the designer, systems on programmable chip SoPC (FPGA) have to make best use of 'off the shelf devices', where main resources are fixed. In this regard, embedded memories are of tremendous value because of their low latency. These embedded memories are not only used for data and program storage but also for all sorts of memory usage e.g. FIFO used by IP interfaces for bus and network on chip connection. The problem addressed by this paper is the optimal sizing of queues in the framework of SoPC. Current SoC design tools are of little help to define the most adequate size for these FIFOs and the large design space coupled with excessive simulation times make it even more difficult. We propose in this paper an automatic tuning technique of queue sizes in IP interfaces for system on programmable chip with hardware in the loop execution. An application of our technique on Virtex-II SoPC is described.

show abstract

Section: Introductionmentioning

confidence: 99%